From 76960fac52ac327186adbfb02d0f0a1cc18d795c Mon Sep 17 00:00:00 2001
From: =?UTF-8?q?F=C3=A9lix=20MARQUET?=
<72651575+BreizhHardware@users.noreply.github.com>
Date: Tue, 1 Jul 2025 15:47:04 +0200
Subject: [PATCH] DS STM32
---
DS_STM32_MARQUET/.cproject | 182 +
DS_STM32_MARQUET/.mxproject | 25 +
DS_STM32_MARQUET/.project | 32 +
.../com.st.stm32cube.ide.mcu.sfrview.prefs | 2 +
.../.settings/language.settings.xml | 25 +
.../.settings/org.eclipse.cdt.core.prefs | 6 +
.../org.eclipse.core.resources.prefs | 2 +
.../.settings/stm32cubeide.project.prefs | 5 +
DS_STM32_MARQUET/Core/Inc/main.h | 71 +
.../Core/Inc/stm32l1xx_hal_conf.h | 318 +
DS_STM32_MARQUET/Core/Inc/stm32l1xx_it.h | 68 +
DS_STM32_MARQUET/Core/Src/main.c | 548 +
DS_STM32_MARQUET/Core/Src/stm32l1xx_hal_msp.c | 313 +
DS_STM32_MARQUET/Core/Src/stm32l1xx_it.c | 231 +
DS_STM32_MARQUET/Core/Src/syscalls.c | 176 +
DS_STM32_MARQUET/Core/Src/sysmem.c | 79 +
DS_STM32_MARQUET/Core/Src/system_stm32l1xx.c | 428 +
.../Core/Startup/startup_stm32l152retx.s | 413 +
.../DS_STM32_MARQUET Debug.launch | 85 +
DS_STM32_MARQUET/DS_STM32_MARQUET.ioc | 190 +
DS_STM32_MARQUET/Debug/Core/Src/main.cyclo | 9 +
DS_STM32_MARQUET/Debug/Core/Src/main.d | 63 +
DS_STM32_MARQUET/Debug/Core/Src/main.o | Bin 0 -> 788640 bytes
DS_STM32_MARQUET/Debug/Core/Src/main.su | 9 +
.../Debug/Core/Src/stm32l1xx_hal_msp.cyclo | 8 +
.../Debug/Core/Src/stm32l1xx_hal_msp.d | 60 +
.../Debug/Core/Src/stm32l1xx_hal_msp.o | Bin 0 -> 781548 bytes
.../Debug/Core/Src/stm32l1xx_hal_msp.su | 8 +
.../Debug/Core/Src/stm32l1xx_it.cyclo | 11 +
.../Debug/Core/Src/stm32l1xx_it.d | 62 +
.../Debug/Core/Src/stm32l1xx_it.o | Bin 0 -> 774440 bytes
.../Debug/Core/Src/stm32l1xx_it.su | 11 +
DS_STM32_MARQUET/Debug/Core/Src/subdir.mk | 42 +
.../Debug/Core/Src/syscalls.cyclo | 18 +
DS_STM32_MARQUET/Debug/Core/Src/syscalls.d | 1 +
DS_STM32_MARQUET/Debug/Core/Src/syscalls.o | Bin 0 -> 83432 bytes
DS_STM32_MARQUET/Debug/Core/Src/syscalls.su | 18 +
DS_STM32_MARQUET/Debug/Core/Src/sysmem.cyclo | 1 +
DS_STM32_MARQUET/Debug/Core/Src/sysmem.d | 1 +
DS_STM32_MARQUET/Debug/Core/Src/sysmem.o | Bin 0 -> 55900 bytes
DS_STM32_MARQUET/Debug/Core/Src/sysmem.su | 1 +
.../Debug/Core/Src/system_stm32l1xx.cyclo | 2 +
.../Debug/Core/Src/system_stm32l1xx.d | 59 +
.../Debug/Core/Src/system_stm32l1xx.o | Bin 0 -> 770080 bytes
.../Debug/Core/Src/system_stm32l1xx.su | 2 +
.../Core/Startup/startup_stm32l152retx.d | 2 +
.../Core/Startup/startup_stm32l152retx.o | Bin 0 -> 6056 bytes
DS_STM32_MARQUET/Debug/Core/Startup/subdir.mk | 27 +
DS_STM32_MARQUET/Debug/DS_STM32_MARQUET.elf | Bin 0 -> 820860 bytes
DS_STM32_MARQUET/Debug/DS_STM32_MARQUET.list | 10078 ++++++++++++
DS_STM32_MARQUET/Debug/DS_STM32_MARQUET.map | 3942 +++++
.../Debug/Drivers/7Seg_MAX7219/max7219.cyclo | 12 +
.../Debug/Drivers/7Seg_MAX7219/max7219.d | 62 +
.../Debug/Drivers/7Seg_MAX7219/max7219.o | Bin 0 -> 776988 bytes
.../Debug/Drivers/7Seg_MAX7219/max7219.su | 12 +
.../Debug/Drivers/7Seg_MAX7219/subdir.mk | 27 +
.../Src/stm32l1xx_hal.cyclo | 25 +
.../STM32L1xx_HAL_Driver/Src/stm32l1xx_hal.d | 60 +
.../STM32L1xx_HAL_Driver/Src/stm32l1xx_hal.o | Bin 0 -> 781160 bytes
.../STM32L1xx_HAL_Driver/Src/stm32l1xx_hal.su | 25 +
.../Src/stm32l1xx_hal_adc.cyclo | 27 +
.../Src/stm32l1xx_hal_adc.d | 60 +
.../Src/stm32l1xx_hal_adc.o | Bin 0 -> 789780 bytes
.../Src/stm32l1xx_hal_adc.su | 27 +
.../Src/stm32l1xx_hal_adc_ex.cyclo | 8 +
.../Src/stm32l1xx_hal_adc_ex.d | 60 +
.../Src/stm32l1xx_hal_adc_ex.o | Bin 0 -> 778956 bytes
.../Src/stm32l1xx_hal_adc_ex.su | 8 +
.../Src/stm32l1xx_hal_cortex.cyclo | 34 +
.../Src/stm32l1xx_hal_cortex.d | 60 +
.../Src/stm32l1xx_hal_cortex.o | Bin 0 -> 787260 bytes
.../Src/stm32l1xx_hal_cortex.su | 34 +
.../Src/stm32l1xx_hal_dma.cyclo | 13 +
.../Src/stm32l1xx_hal_dma.d | 60 +
.../Src/stm32l1xx_hal_dma.o | Bin 0 -> 778132 bytes
.../Src/stm32l1xx_hal_dma.su | 13 +
.../Src/stm32l1xx_hal_exti.cyclo | 9 +
.../Src/stm32l1xx_hal_exti.d | 60 +
.../Src/stm32l1xx_hal_exti.o | Bin 0 -> 773836 bytes
.../Src/stm32l1xx_hal_exti.su | 9 +
.../Src/stm32l1xx_hal_flash.cyclo | 13 +
.../Src/stm32l1xx_hal_flash.d | 60 +
.../Src/stm32l1xx_hal_flash.o | Bin 0 -> 775828 bytes
.../Src/stm32l1xx_hal_flash.su | 13 +
.../Src/stm32l1xx_hal_flash_ex.cyclo | 31 +
.../Src/stm32l1xx_hal_flash_ex.d | 60 +
.../Src/stm32l1xx_hal_flash_ex.o | Bin 0 -> 789100 bytes
.../Src/stm32l1xx_hal_flash_ex.su | 31 +
.../Src/stm32l1xx_hal_flash_ramfunc.cyclo | 10 +
.../Src/stm32l1xx_hal_flash_ramfunc.d | 60 +
.../Src/stm32l1xx_hal_flash_ramfunc.o | Bin 0 -> 774696 bytes
.../Src/stm32l1xx_hal_flash_ramfunc.su | 10 +
.../Src/stm32l1xx_hal_gpio.cyclo | 8 +
.../Src/stm32l1xx_hal_gpio.d | 60 +
.../Src/stm32l1xx_hal_gpio.o | Bin 0 -> 774464 bytes
.../Src/stm32l1xx_hal_gpio.su | 8 +
.../Src/stm32l1xx_hal_pwr.cyclo | 17 +
.../Src/stm32l1xx_hal_pwr.d | 60 +
.../Src/stm32l1xx_hal_pwr.o | Bin 0 -> 776708 bytes
.../Src/stm32l1xx_hal_pwr.su | 17 +
.../Src/stm32l1xx_hal_pwr_ex.cyclo | 7 +
.../Src/stm32l1xx_hal_pwr_ex.d | 60 +
.../Src/stm32l1xx_hal_pwr_ex.o | Bin 0 -> 771372 bytes
.../Src/stm32l1xx_hal_pwr_ex.su | 7 +
.../Src/stm32l1xx_hal_rcc.cyclo | 15 +
.../Src/stm32l1xx_hal_rcc.d | 60 +
.../Src/stm32l1xx_hal_rcc.o | Bin 0 -> 783616 bytes
.../Src/stm32l1xx_hal_rcc.su | 15 +
.../Src/stm32l1xx_hal_rcc_ex.cyclo | 8 +
.../Src/stm32l1xx_hal_rcc_ex.d | 60 +
.../Src/stm32l1xx_hal_rcc_ex.o | Bin 0 -> 773364 bytes
.../Src/stm32l1xx_hal_rcc_ex.su | 8 +
.../Src/stm32l1xx_hal_spi.cyclo | 55 +
.../Src/stm32l1xx_hal_spi.d | 60 +
.../Src/stm32l1xx_hal_spi.o | Bin 0 -> 809236 bytes
.../Src/stm32l1xx_hal_spi.su | 55 +
.../Src/stm32l1xx_hal_tim.cyclo | 119 +
.../Src/stm32l1xx_hal_tim.d | 60 +
.../Src/stm32l1xx_hal_tim.o | Bin 0 -> 853464 bytes
.../Src/stm32l1xx_hal_tim.su | 119 +
.../Src/stm32l1xx_hal_tim_ex.cyclo | 2 +
.../Src/stm32l1xx_hal_tim_ex.d | 60 +
.../Src/stm32l1xx_hal_tim_ex.o | Bin 0 -> 772208 bytes
.../Src/stm32l1xx_hal_tim_ex.su | 2 +
.../STM32L1xx_HAL_Driver/Src/subdir.mk | 75 +
.../Debug/Drivers/TFT_ST7735/fonc_tft.cyclo | 12 +
.../Debug/Drivers/TFT_ST7735/fonc_tft.d | 62 +
.../Debug/Drivers/TFT_ST7735/fonc_tft.o | Bin 0 -> 784796 bytes
.../Debug/Drivers/TFT_ST7735/fonc_tft.su | 12 +
.../Debug/Drivers/TFT_ST7735/subdir.mk | 27 +
DS_STM32_MARQUET/Debug/TP2_INIT_DISPLAY.list | 5454 +++++++
DS_STM32_MARQUET/Debug/TP2_INIT_DISPLAY.map | 2896 ++++
DS_STM32_MARQUET/Debug/TP2_ISEN_DISPLAY.list | 5427 +++++++
DS_STM32_MARQUET/Debug/TP2_ISEN_DISPLAY.map | 2895 ++++
.../Debug/TP3_M_A_TIMER_MODULO.list | 7251 +++++++++
.../Debug/TP3_M_A_TIMER_MODULO.map | 3420 ++++
DS_STM32_MARQUET/Debug/TP3_PWM_GENERATOR.list | 8291 ++++++++++
DS_STM32_MARQUET/Debug/TP3_PWM_GENERATOR.map | 3419 ++++
DS_STM32_MARQUET/Debug/TP3_PWM_LED.list | 8719 +++++++++++
DS_STM32_MARQUET/Debug/TP3_PWM_LED.map | 3436 ++++
DS_STM32_MARQUET/Debug/TP3_PWM_MOTOR.list | 9179 +++++++++++
DS_STM32_MARQUET/Debug/TP3_PWM_MOTOR.map | 3477 +++++
DS_STM32_MARQUET/Debug/TP4_GAMME.list | 8029 ++++++++++
DS_STM32_MARQUET/Debug/TP4_GAMME.map | 3423 ++++
DS_STM32_MARQUET/Debug/TP4_INIT_TFT.list | 6808 ++++++++
DS_STM32_MARQUET/Debug/TP4_INIT_TFT.map | 3104 ++++
DS_STM32_MARQUET/Debug/TP4_MELODIE.list | 8000 ++++++++++
DS_STM32_MARQUET/Debug/TP4_MELODIE.map | 3415 ++++
.../Debug/TP4_TFT_CHAIN_CHAR.list | 6583 ++++++++
DS_STM32_MARQUET/Debug/TP4_TFT_CHAIN_CHAR.map | 3030 ++++
.../Debug/TP5_OSCILLO_NUM_EEPROM.list | 13009 ++++++++++++++++
.../Debug/TP5_OSCILLO_NUM_EEPROM.map | 3790 +++++
DS_STM32_MARQUET/Debug/TP5_VOLT.list | 9758 ++++++++++++
DS_STM32_MARQUET/Debug/TP5_VOLT.map | 3425 ++++
DS_STM32_MARQUET/Debug/makefile | 96 +
DS_STM32_MARQUET/Debug/objects.list | 26 +
DS_STM32_MARQUET/Debug/objects.mk | 9 +
DS_STM32_MARQUET/Debug/sources.mk | 30 +
.../Drivers/7Seg_MAX7219/max7219.c | 269 +
.../Drivers/7Seg_MAX7219/max7219.h | 15 +
.../Device/ST/STM32L1xx/Include/stm32l152xe.h | 9022 +++++++++++
.../Device/ST/STM32L1xx/Include/stm32l1xx.h | 299 +
.../ST/STM32L1xx/Include/system_stm32l1xx.h | 107 +
.../CMSIS/Device/ST/STM32L1xx/LICENSE.txt | 6 +
.../CMSIS/Device/ST/STM32L1xx/License.md | 83 +
.../Drivers/CMSIS/Include/cmsis_armcc.h | 865 +
.../Drivers/CMSIS/Include/cmsis_armclang.h | 1869 +++
.../Drivers/CMSIS/Include/cmsis_compiler.h | 266 +
.../Drivers/CMSIS/Include/cmsis_gcc.h | 2085 +++
.../Drivers/CMSIS/Include/cmsis_iccarm.h | 935 ++
.../Drivers/CMSIS/Include/cmsis_version.h | 39 +
.../Drivers/CMSIS/Include/core_armv8mbl.h | 1918 +++
.../Drivers/CMSIS/Include/core_armv8mml.h | 2927 ++++
.../Drivers/CMSIS/Include/core_cm0.h | 949 ++
.../Drivers/CMSIS/Include/core_cm0plus.h | 1083 ++
.../Drivers/CMSIS/Include/core_cm1.h | 976 ++
.../Drivers/CMSIS/Include/core_cm23.h | 1993 +++
.../Drivers/CMSIS/Include/core_cm3.h | 1941 +++
.../Drivers/CMSIS/Include/core_cm33.h | 3002 ++++
.../Drivers/CMSIS/Include/core_cm4.h | 2129 +++
.../Drivers/CMSIS/Include/core_cm7.h | 2671 ++++
.../Drivers/CMSIS/Include/core_sc000.h | 1022 ++
.../Drivers/CMSIS/Include/core_sc300.h | 1915 +++
.../Drivers/CMSIS/Include/mpu_armv7.h | 270 +
.../Drivers/CMSIS/Include/mpu_armv8.h | 333 +
.../Drivers/CMSIS/Include/tz_context.h | 70 +
DS_STM32_MARQUET/Drivers/CMSIS/LICENSE.txt | 201 +
.../Inc/Legacy/stm32_hal_legacy.h | 4422 ++++++
.../STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal.h | 995 ++
.../Inc/stm32l1xx_hal_adc.h | 1365 ++
.../Inc/stm32l1xx_hal_adc_ex.h | 568 +
.../Inc/stm32l1xx_hal_cortex.h | 437 +
.../Inc/stm32l1xx_hal_def.h | 199 +
.../Inc/stm32l1xx_hal_dma.h | 651 +
.../Inc/stm32l1xx_hal_exti.h | 315 +
.../Inc/stm32l1xx_hal_flash.h | 411 +
.../Inc/stm32l1xx_hal_flash_ex.h | 965 ++
.../Inc/stm32l1xx_hal_flash_ramfunc.h | 116 +
.../Inc/stm32l1xx_hal_gpio.h | 333 +
.../Inc/stm32l1xx_hal_gpio_ex.h | 203 +
.../Inc/stm32l1xx_hal_pwr.h | 483 +
.../Inc/stm32l1xx_hal_pwr_ex.h | 115 +
.../Inc/stm32l1xx_hal_rcc.h | 1895 +++
.../Inc/stm32l1xx_hal_rcc_ex.h | 1027 ++
.../Inc/stm32l1xx_hal_spi.h | 749 +
.../Inc/stm32l1xx_hal_tim.h | 1854 +++
.../Inc/stm32l1xx_hal_tim_ex.h | 179 +
.../Inc/stm32l1xx_ll_adc.h | 5205 +++++++
.../Inc/stm32l1xx_ll_bus.h | 1100 ++
.../Inc/stm32l1xx_ll_cortex.h | 637 +
.../Inc/stm32l1xx_ll_dma.h | 1996 +++
.../Inc/stm32l1xx_ll_exti.h | 1015 ++
.../Inc/stm32l1xx_ll_gpio.h | 987 ++
.../Inc/stm32l1xx_ll_pwr.h | 718 +
.../Inc/stm32l1xx_ll_rcc.h | 1796 +++
.../Inc/stm32l1xx_ll_spi.h | 2015 +++
.../Inc/stm32l1xx_ll_system.h | 2007 +++
.../Inc/stm32l1xx_ll_tim.h | 3342 ++++
.../Inc/stm32l1xx_ll_utils.h | 270 +
.../Drivers/STM32L1xx_HAL_Driver/LICENSE.txt | 6 +
.../Drivers/STM32L1xx_HAL_Driver/License.md | 3 +
.../STM32L1xx_HAL_Driver/Src/stm32l1xx_hal.c | 570 +
.../Src/stm32l1xx_hal_adc.c | 2403 +++
.../Src/stm32l1xx_hal_adc_ex.c | 868 ++
.../Src/stm32l1xx_hal_cortex.c | 537 +
.../Src/stm32l1xx_hal_dma.c | 909 ++
.../Src/stm32l1xx_hal_exti.c | 547 +
.../Src/stm32l1xx_hal_flash.c | 723 +
.../Src/stm32l1xx_hal_flash_ex.c | 1870 +++
.../Src/stm32l1xx_hal_flash_ramfunc.c | 640 +
.../Src/stm32l1xx_hal_gpio.c | 546 +
.../Src/stm32l1xx_hal_pwr.c | 650 +
.../Src/stm32l1xx_hal_pwr_ex.c | 158 +
.../Src/stm32l1xx_hal_rcc.c | 1394 ++
.../Src/stm32l1xx_hal_rcc_ex.c | 447 +
.../Src/stm32l1xx_hal_spi.c | 3962 +++++
.../Src/stm32l1xx_hal_tim.c | 7188 +++++++++
.../Src/stm32l1xx_hal_tim_ex.c | 226 +
.../Drivers/TFT_ST7735/fonc_tft.c | 1065 ++
.../Drivers/TFT_ST7735/fonc_tft.h | 65 +
DS_STM32_MARQUET/STM32L152RETX_FLASH.ld | 187 +
DS_STM32_MARQUET/STM32L152RETX_RAM.ld | 187 +
242 files changed, 258937 insertions(+)
create mode 100644 DS_STM32_MARQUET/.cproject
create mode 100644 DS_STM32_MARQUET/.mxproject
create mode 100644 DS_STM32_MARQUET/.project
create mode 100644 DS_STM32_MARQUET/.settings/com.st.stm32cube.ide.mcu.sfrview.prefs
create mode 100644 DS_STM32_MARQUET/.settings/language.settings.xml
create mode 100644 DS_STM32_MARQUET/.settings/org.eclipse.cdt.core.prefs
create mode 100644 DS_STM32_MARQUET/.settings/org.eclipse.core.resources.prefs
create mode 100644 DS_STM32_MARQUET/.settings/stm32cubeide.project.prefs
create mode 100644 DS_STM32_MARQUET/Core/Inc/main.h
create mode 100644 DS_STM32_MARQUET/Core/Inc/stm32l1xx_hal_conf.h
create mode 100644 DS_STM32_MARQUET/Core/Inc/stm32l1xx_it.h
create mode 100644 DS_STM32_MARQUET/Core/Src/main.c
create mode 100644 DS_STM32_MARQUET/Core/Src/stm32l1xx_hal_msp.c
create mode 100644 DS_STM32_MARQUET/Core/Src/stm32l1xx_it.c
create mode 100644 DS_STM32_MARQUET/Core/Src/syscalls.c
create mode 100644 DS_STM32_MARQUET/Core/Src/sysmem.c
create mode 100644 DS_STM32_MARQUET/Core/Src/system_stm32l1xx.c
create mode 100644 DS_STM32_MARQUET/Core/Startup/startup_stm32l152retx.s
create mode 100644 DS_STM32_MARQUET/DS_STM32_MARQUET Debug.launch
create mode 100644 DS_STM32_MARQUET/DS_STM32_MARQUET.ioc
create mode 100644 DS_STM32_MARQUET/Debug/Core/Src/main.cyclo
create mode 100644 DS_STM32_MARQUET/Debug/Core/Src/main.d
create mode 100644 DS_STM32_MARQUET/Debug/Core/Src/main.o
create mode 100644 DS_STM32_MARQUET/Debug/Core/Src/main.su
create mode 100644 DS_STM32_MARQUET/Debug/Core/Src/stm32l1xx_hal_msp.cyclo
create mode 100644 DS_STM32_MARQUET/Debug/Core/Src/stm32l1xx_hal_msp.d
create mode 100644 DS_STM32_MARQUET/Debug/Core/Src/stm32l1xx_hal_msp.o
create mode 100644 DS_STM32_MARQUET/Debug/Core/Src/stm32l1xx_hal_msp.su
create mode 100644 DS_STM32_MARQUET/Debug/Core/Src/stm32l1xx_it.cyclo
create mode 100644 DS_STM32_MARQUET/Debug/Core/Src/stm32l1xx_it.d
create mode 100644 DS_STM32_MARQUET/Debug/Core/Src/stm32l1xx_it.o
create mode 100644 DS_STM32_MARQUET/Debug/Core/Src/stm32l1xx_it.su
create mode 100644 DS_STM32_MARQUET/Debug/Core/Src/subdir.mk
create mode 100644 DS_STM32_MARQUET/Debug/Core/Src/syscalls.cyclo
create mode 100644 DS_STM32_MARQUET/Debug/Core/Src/syscalls.d
create mode 100644 DS_STM32_MARQUET/Debug/Core/Src/syscalls.o
create mode 100644 DS_STM32_MARQUET/Debug/Core/Src/syscalls.su
create mode 100644 DS_STM32_MARQUET/Debug/Core/Src/sysmem.cyclo
create mode 100644 DS_STM32_MARQUET/Debug/Core/Src/sysmem.d
create mode 100644 DS_STM32_MARQUET/Debug/Core/Src/sysmem.o
create mode 100644 DS_STM32_MARQUET/Debug/Core/Src/sysmem.su
create mode 100644 DS_STM32_MARQUET/Debug/Core/Src/system_stm32l1xx.cyclo
create mode 100644 DS_STM32_MARQUET/Debug/Core/Src/system_stm32l1xx.d
create mode 100644 DS_STM32_MARQUET/Debug/Core/Src/system_stm32l1xx.o
create mode 100644 DS_STM32_MARQUET/Debug/Core/Src/system_stm32l1xx.su
create mode 100644 DS_STM32_MARQUET/Debug/Core/Startup/startup_stm32l152retx.d
create mode 100644 DS_STM32_MARQUET/Debug/Core/Startup/startup_stm32l152retx.o
create mode 100644 DS_STM32_MARQUET/Debug/Core/Startup/subdir.mk
create mode 100755 DS_STM32_MARQUET/Debug/DS_STM32_MARQUET.elf
create mode 100644 DS_STM32_MARQUET/Debug/DS_STM32_MARQUET.list
create mode 100644 DS_STM32_MARQUET/Debug/DS_STM32_MARQUET.map
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/7Seg_MAX7219/max7219.cyclo
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/7Seg_MAX7219/max7219.d
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/7Seg_MAX7219/max7219.o
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/7Seg_MAX7219/max7219.su
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/7Seg_MAX7219/subdir.mk
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal.cyclo
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal.d
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal.o
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal.su
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_adc.cyclo
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_adc.d
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_adc.o
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_adc.su
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_adc_ex.cyclo
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_adc_ex.d
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_adc_ex.o
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_adc_ex.su
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_cortex.cyclo
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_cortex.d
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_cortex.o
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_cortex.su
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_dma.cyclo
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_dma.d
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_dma.o
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_dma.su
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_exti.cyclo
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_exti.d
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_exti.o
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_exti.su
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_flash.cyclo
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_flash.d
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_flash.o
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_flash.su
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_flash_ex.cyclo
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_flash_ex.d
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_flash_ex.o
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_flash_ex.su
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_flash_ramfunc.cyclo
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_flash_ramfunc.d
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_flash_ramfunc.o
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_flash_ramfunc.su
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_gpio.cyclo
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_gpio.d
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_gpio.o
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_gpio.su
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_pwr.cyclo
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_pwr.d
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_pwr.o
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_pwr.su
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_pwr_ex.cyclo
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_pwr_ex.d
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_pwr_ex.o
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_pwr_ex.su
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.cyclo
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.d
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.o
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.su
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.cyclo
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.d
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.o
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.su
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_spi.cyclo
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_spi.d
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_spi.o
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_spi.su
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_tim.cyclo
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_tim.d
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_tim.o
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_tim.su
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_tim_ex.cyclo
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_tim_ex.d
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_tim_ex.o
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_tim_ex.su
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/STM32L1xx_HAL_Driver/Src/subdir.mk
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/TFT_ST7735/fonc_tft.cyclo
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/TFT_ST7735/fonc_tft.d
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/TFT_ST7735/fonc_tft.o
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/TFT_ST7735/fonc_tft.su
create mode 100644 DS_STM32_MARQUET/Debug/Drivers/TFT_ST7735/subdir.mk
create mode 100644 DS_STM32_MARQUET/Debug/TP2_INIT_DISPLAY.list
create mode 100644 DS_STM32_MARQUET/Debug/TP2_INIT_DISPLAY.map
create mode 100644 DS_STM32_MARQUET/Debug/TP2_ISEN_DISPLAY.list
create mode 100644 DS_STM32_MARQUET/Debug/TP2_ISEN_DISPLAY.map
create mode 100644 DS_STM32_MARQUET/Debug/TP3_M_A_TIMER_MODULO.list
create mode 100644 DS_STM32_MARQUET/Debug/TP3_M_A_TIMER_MODULO.map
create mode 100644 DS_STM32_MARQUET/Debug/TP3_PWM_GENERATOR.list
create mode 100644 DS_STM32_MARQUET/Debug/TP3_PWM_GENERATOR.map
create mode 100644 DS_STM32_MARQUET/Debug/TP3_PWM_LED.list
create mode 100644 DS_STM32_MARQUET/Debug/TP3_PWM_LED.map
create mode 100644 DS_STM32_MARQUET/Debug/TP3_PWM_MOTOR.list
create mode 100644 DS_STM32_MARQUET/Debug/TP3_PWM_MOTOR.map
create mode 100644 DS_STM32_MARQUET/Debug/TP4_GAMME.list
create mode 100644 DS_STM32_MARQUET/Debug/TP4_GAMME.map
create mode 100644 DS_STM32_MARQUET/Debug/TP4_INIT_TFT.list
create mode 100644 DS_STM32_MARQUET/Debug/TP4_INIT_TFT.map
create mode 100644 DS_STM32_MARQUET/Debug/TP4_MELODIE.list
create mode 100644 DS_STM32_MARQUET/Debug/TP4_MELODIE.map
create mode 100644 DS_STM32_MARQUET/Debug/TP4_TFT_CHAIN_CHAR.list
create mode 100644 DS_STM32_MARQUET/Debug/TP4_TFT_CHAIN_CHAR.map
create mode 100644 DS_STM32_MARQUET/Debug/TP5_OSCILLO_NUM_EEPROM.list
create mode 100644 DS_STM32_MARQUET/Debug/TP5_OSCILLO_NUM_EEPROM.map
create mode 100644 DS_STM32_MARQUET/Debug/TP5_VOLT.list
create mode 100644 DS_STM32_MARQUET/Debug/TP5_VOLT.map
create mode 100644 DS_STM32_MARQUET/Debug/makefile
create mode 100644 DS_STM32_MARQUET/Debug/objects.list
create mode 100644 DS_STM32_MARQUET/Debug/objects.mk
create mode 100644 DS_STM32_MARQUET/Debug/sources.mk
create mode 100644 DS_STM32_MARQUET/Drivers/7Seg_MAX7219/max7219.c
create mode 100644 DS_STM32_MARQUET/Drivers/7Seg_MAX7219/max7219.h
create mode 100644 DS_STM32_MARQUET/Drivers/CMSIS/Device/ST/STM32L1xx/Include/stm32l152xe.h
create mode 100644 DS_STM32_MARQUET/Drivers/CMSIS/Device/ST/STM32L1xx/Include/stm32l1xx.h
create mode 100644 DS_STM32_MARQUET/Drivers/CMSIS/Device/ST/STM32L1xx/Include/system_stm32l1xx.h
create mode 100644 DS_STM32_MARQUET/Drivers/CMSIS/Device/ST/STM32L1xx/LICENSE.txt
create mode 100644 DS_STM32_MARQUET/Drivers/CMSIS/Device/ST/STM32L1xx/License.md
create mode 100644 DS_STM32_MARQUET/Drivers/CMSIS/Include/cmsis_armcc.h
create mode 100644 DS_STM32_MARQUET/Drivers/CMSIS/Include/cmsis_armclang.h
create mode 100644 DS_STM32_MARQUET/Drivers/CMSIS/Include/cmsis_compiler.h
create mode 100644 DS_STM32_MARQUET/Drivers/CMSIS/Include/cmsis_gcc.h
create mode 100644 DS_STM32_MARQUET/Drivers/CMSIS/Include/cmsis_iccarm.h
create mode 100644 DS_STM32_MARQUET/Drivers/CMSIS/Include/cmsis_version.h
create mode 100644 DS_STM32_MARQUET/Drivers/CMSIS/Include/core_armv8mbl.h
create mode 100644 DS_STM32_MARQUET/Drivers/CMSIS/Include/core_armv8mml.h
create mode 100644 DS_STM32_MARQUET/Drivers/CMSIS/Include/core_cm0.h
create mode 100644 DS_STM32_MARQUET/Drivers/CMSIS/Include/core_cm0plus.h
create mode 100644 DS_STM32_MARQUET/Drivers/CMSIS/Include/core_cm1.h
create mode 100644 DS_STM32_MARQUET/Drivers/CMSIS/Include/core_cm23.h
create mode 100644 DS_STM32_MARQUET/Drivers/CMSIS/Include/core_cm3.h
create mode 100644 DS_STM32_MARQUET/Drivers/CMSIS/Include/core_cm33.h
create mode 100644 DS_STM32_MARQUET/Drivers/CMSIS/Include/core_cm4.h
create mode 100644 DS_STM32_MARQUET/Drivers/CMSIS/Include/core_cm7.h
create mode 100644 DS_STM32_MARQUET/Drivers/CMSIS/Include/core_sc000.h
create mode 100644 DS_STM32_MARQUET/Drivers/CMSIS/Include/core_sc300.h
create mode 100644 DS_STM32_MARQUET/Drivers/CMSIS/Include/mpu_armv7.h
create mode 100644 DS_STM32_MARQUET/Drivers/CMSIS/Include/mpu_armv8.h
create mode 100644 DS_STM32_MARQUET/Drivers/CMSIS/Include/tz_context.h
create mode 100644 DS_STM32_MARQUET/Drivers/CMSIS/LICENSE.txt
create mode 100644 DS_STM32_MARQUET/Drivers/STM32L1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h
create mode 100644 DS_STM32_MARQUET/Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal.h
create mode 100644 DS_STM32_MARQUET/Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_adc.h
create mode 100644 DS_STM32_MARQUET/Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_adc_ex.h
create mode 100644 DS_STM32_MARQUET/Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_cortex.h
create mode 100644 DS_STM32_MARQUET/Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_def.h
create mode 100644 DS_STM32_MARQUET/Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_dma.h
create mode 100644 DS_STM32_MARQUET/Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_exti.h
create mode 100644 DS_STM32_MARQUET/Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_flash.h
create mode 100644 DS_STM32_MARQUET/Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_flash_ex.h
create mode 100644 DS_STM32_MARQUET/Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_flash_ramfunc.h
create mode 100644 DS_STM32_MARQUET/Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_gpio.h
create mode 100644 DS_STM32_MARQUET/Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_gpio_ex.h
create mode 100644 DS_STM32_MARQUET/Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_pwr.h
create mode 100644 DS_STM32_MARQUET/Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_pwr_ex.h
create mode 100644 DS_STM32_MARQUET/Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_rcc.h
create mode 100644 DS_STM32_MARQUET/Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_rcc_ex.h
create mode 100644 DS_STM32_MARQUET/Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_spi.h
create mode 100644 DS_STM32_MARQUET/Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_tim.h
create mode 100644 DS_STM32_MARQUET/Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_tim_ex.h
create mode 100644 DS_STM32_MARQUET/Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_adc.h
create mode 100644 DS_STM32_MARQUET/Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h
create mode 100644 DS_STM32_MARQUET/Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h
create mode 100644 DS_STM32_MARQUET/Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_dma.h
create mode 100644 DS_STM32_MARQUET/Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h
create mode 100644 DS_STM32_MARQUET/Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h
create mode 100644 DS_STM32_MARQUET/Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h
create mode 100644 DS_STM32_MARQUET/Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h
create mode 100644 DS_STM32_MARQUET/Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h
create mode 100644 DS_STM32_MARQUET/Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h
create mode 100644 DS_STM32_MARQUET/Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_tim.h
create mode 100644 DS_STM32_MARQUET/Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_utils.h
create mode 100644 DS_STM32_MARQUET/Drivers/STM32L1xx_HAL_Driver/LICENSE.txt
create mode 100644 DS_STM32_MARQUET/Drivers/STM32L1xx_HAL_Driver/License.md
create mode 100644 DS_STM32_MARQUET/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal.c
create mode 100644 DS_STM32_MARQUET/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_adc.c
create mode 100644 DS_STM32_MARQUET/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_adc_ex.c
create mode 100644 DS_STM32_MARQUET/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_cortex.c
create mode 100644 DS_STM32_MARQUET/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_dma.c
create mode 100644 DS_STM32_MARQUET/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_exti.c
create mode 100644 DS_STM32_MARQUET/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_flash.c
create mode 100644 DS_STM32_MARQUET/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_flash_ex.c
create mode 100644 DS_STM32_MARQUET/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_flash_ramfunc.c
create mode 100644 DS_STM32_MARQUET/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_gpio.c
create mode 100644 DS_STM32_MARQUET/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_pwr.c
create mode 100644 DS_STM32_MARQUET/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_pwr_ex.c
create mode 100644 DS_STM32_MARQUET/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c
create mode 100644 DS_STM32_MARQUET/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c
create mode 100644 DS_STM32_MARQUET/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_spi.c
create mode 100644 DS_STM32_MARQUET/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_tim.c
create mode 100644 DS_STM32_MARQUET/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_tim_ex.c
create mode 100644 DS_STM32_MARQUET/Drivers/TFT_ST7735/fonc_tft.c
create mode 100644 DS_STM32_MARQUET/Drivers/TFT_ST7735/fonc_tft.h
create mode 100644 DS_STM32_MARQUET/STM32L152RETX_FLASH.ld
create mode 100644 DS_STM32_MARQUET/STM32L152RETX_RAM.ld
diff --git a/DS_STM32_MARQUET/.cproject b/DS_STM32_MARQUET/.cproject
new file mode 100644
index 0000000..eb1b19d
--- /dev/null
+++ b/DS_STM32_MARQUET/.cproject
@@ -0,0 +1,182 @@
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
\ No newline at end of file
diff --git a/DS_STM32_MARQUET/.mxproject b/DS_STM32_MARQUET/.mxproject
new file mode 100644
index 0000000..40818f4
--- /dev/null
+++ b/DS_STM32_MARQUET/.mxproject
@@ -0,0 +1,25 @@
+[PreviousLibFiles]
+LibFiles=Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_adc.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_adc.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_adc_ex.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal.h;Drivers/STM32L1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_def.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_rcc.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_rcc_ex.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_crs.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_utils.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_flash.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_flash_ex.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_flash_ramfunc.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_gpio.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_gpio_ex.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_dma_ex.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_dma.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_dma.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_pwr.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_pwr_ex.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_cortex.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_exti.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_spi.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_tim.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_tim.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_tim_ex.h;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_adc.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_adc_ex.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_flash.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_flash_ex.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_flash_ramfunc.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_gpio.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_dma.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_pwr.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_pwr_ex.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_cortex.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_exti.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_spi.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_tim.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_tim_ex.c;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_adc.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_adc.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_adc_ex.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal.h;Drivers/STM32L1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_def.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_rcc.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_rcc_ex.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_crs.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_utils.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_flash.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_flash_ex.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_flash_ramfunc.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_gpio.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_gpio_ex.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_dma_ex.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_dma.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_dma.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_pwr.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_pwr_ex.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_cortex.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_exti.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_spi.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_tim.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_tim.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_tim_ex.h;Drivers/CMSIS/Device/ST/STM32L1xx/Include/stm32l152xe.h;Drivers/CMSIS/Device/ST/STM32L1xx/Include/stm32l1xx.h;Drivers/CMSIS/Device/ST/STM32L1xx/Include/system_stm32l1xx.h;Drivers/CMSIS/Device/ST/STM32L1xx/Include/system_stm32l1xx.h;Drivers/CMSIS/Device/ST/STM32L1xx/Source/Templates/system_stm32l1xx.c;Drivers/CMSIS/Include/core_cm7.h;Drivers/CMSIS/Include/tz_context.h;Drivers/CMSIS/Include/core_cm3.h;Drivers/CMSIS/Include/cmsis_compiler.h;Drivers/CMSIS/Include/cmsis_armclang.h;Drivers/CMSIS/Include/mpu_armv7.h;Drivers/CMSIS/Include/cmsis_armcc.h;Drivers/CMSIS/Include/core_cm4.h;Drivers/CMSIS/Include/core_cm0.h;Drivers/CMSIS/Include/cmsis_iccarm.h;Drivers/CMSIS/Include/core_armv8mml.h;Drivers/CMSIS/Include/core_sc000.h;Drivers/CMSIS/Include/core_cm1.h;Drivers/CMSIS/Include/mpu_armv8.h;Drivers/CMSIS/Include/core_sc300.h;Drivers/CMSIS/Include/cmsis_gcc.h;Drivers/CMSIS/Include/cmsis_version.h;Drivers/CMSIS/Include/core_cm23.h;Drivers/CMSIS/Include/core_cm33.h;Drivers/CMSIS/Include/core_cm0plus.h;Drivers/CMSIS/Include/core_armv8mbl.h;
+
+[PreviousUsedCubeIDEFiles]
+SourceFiles=Core/Src/main.c;Core/Src/stm32l1xx_it.c;Core/Src/stm32l1xx_hal_msp.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_adc.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_adc_ex.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_flash.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_flash_ex.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_flash_ramfunc.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_gpio.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_dma.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_pwr.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_pwr_ex.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_cortex.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_exti.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_spi.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_tim.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_tim_ex.c;Drivers/CMSIS/Device/ST/STM32L1xx/Source/Templates/system_stm32l1xx.c;Core/Src/system_stm32l1xx.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_adc.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_adc_ex.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_flash.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_flash_ex.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_flash_ramfunc.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_gpio.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_dma.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_pwr.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_pwr_ex.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_cortex.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_exti.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_spi.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_tim.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_tim_ex.c;Drivers/CMSIS/Device/ST/STM32L1xx/Source/Templates/system_stm32l1xx.c;Core/Src/system_stm32l1xx.c;;;
+HeaderPath=Drivers/STM32L1xx_HAL_Driver/Inc;Drivers/STM32L1xx_HAL_Driver/Inc/Legacy;Drivers/CMSIS/Device/ST/STM32L1xx/Include;Drivers/CMSIS/Include;Core/Inc;
+CDefines=USE_HAL_DRIVER;STM32L152xE;USE_HAL_DRIVER;USE_HAL_DRIVER;
+
+[PreviousGenFiles]
+AdvancedFolderStructure=true
+HeaderFileListSize=3
+HeaderFiles#0=../Core/Inc/stm32l1xx_it.h
+HeaderFiles#1=../Core/Inc/stm32l1xx_hal_conf.h
+HeaderFiles#2=../Core/Inc/main.h
+HeaderFolderListSize=1
+HeaderPath#0=../Core/Inc
+HeaderFiles=;
+SourceFileListSize=3
+SourceFiles#0=../Core/Src/stm32l1xx_it.c
+SourceFiles#1=../Core/Src/stm32l1xx_hal_msp.c
+SourceFiles#2=../Core/Src/main.c
+SourceFolderListSize=1
+SourcePath#0=../Core/Src
+SourceFiles=;
+
diff --git a/DS_STM32_MARQUET/.project b/DS_STM32_MARQUET/.project
new file mode 100644
index 0000000..3c7f705
--- /dev/null
+++ b/DS_STM32_MARQUET/.project
@@ -0,0 +1,32 @@
+
+
+ DS_STM32_MARQUET
+
+
+
+
+
+ org.eclipse.cdt.managedbuilder.core.genmakebuilder
+ clean,full,incremental,
+
+
+
+
+ org.eclipse.cdt.managedbuilder.core.ScannerConfigBuilder
+ full,incremental,
+
+
+
+
+
+ com.st.stm32cube.ide.mcu.MCUProjectNature
+ com.st.stm32cube.ide.mcu.MCUCubeProjectNature
+ org.eclipse.cdt.core.cnature
+ com.st.stm32cube.ide.mcu.MCUCubeIdeServicesRevAev2ProjectNature
+ com.st.stm32cube.ide.mcu.MCUAdvancedStructureProjectNature
+ com.st.stm32cube.ide.mcu.MCUSingleCpuProjectNature
+ com.st.stm32cube.ide.mcu.MCURootProjectNature
+ org.eclipse.cdt.managedbuilder.core.managedBuildNature
+ org.eclipse.cdt.managedbuilder.core.ScannerConfigNature
+
+
diff --git a/DS_STM32_MARQUET/.settings/com.st.stm32cube.ide.mcu.sfrview.prefs b/DS_STM32_MARQUET/.settings/com.st.stm32cube.ide.mcu.sfrview.prefs
new file mode 100644
index 0000000..98a69fc
--- /dev/null
+++ b/DS_STM32_MARQUET/.settings/com.st.stm32cube.ide.mcu.sfrview.prefs
@@ -0,0 +1,2 @@
+eclipse.preferences.version=1
+sfrviewstate={"fFavorites"\:{"fLists"\:{}},"fProperties"\:{"fNodeProperties"\:{}}}
diff --git a/DS_STM32_MARQUET/.settings/language.settings.xml b/DS_STM32_MARQUET/.settings/language.settings.xml
new file mode 100644
index 0000000..fd737e1
--- /dev/null
+++ b/DS_STM32_MARQUET/.settings/language.settings.xml
@@ -0,0 +1,25 @@
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
\ No newline at end of file
diff --git a/DS_STM32_MARQUET/.settings/org.eclipse.cdt.core.prefs b/DS_STM32_MARQUET/.settings/org.eclipse.cdt.core.prefs
new file mode 100644
index 0000000..c8ec5df
--- /dev/null
+++ b/DS_STM32_MARQUET/.settings/org.eclipse.cdt.core.prefs
@@ -0,0 +1,6 @@
+doxygen/doxygen_new_line_after_brief=true
+doxygen/doxygen_use_brief_tag=false
+doxygen/doxygen_use_javadoc_tags=true
+doxygen/doxygen_use_pre_tag=false
+doxygen/doxygen_use_structural_commands=false
+eclipse.preferences.version=1
diff --git a/DS_STM32_MARQUET/.settings/org.eclipse.core.resources.prefs b/DS_STM32_MARQUET/.settings/org.eclipse.core.resources.prefs
new file mode 100644
index 0000000..99f26c0
--- /dev/null
+++ b/DS_STM32_MARQUET/.settings/org.eclipse.core.resources.prefs
@@ -0,0 +1,2 @@
+eclipse.preferences.version=1
+encoding/=UTF-8
diff --git a/DS_STM32_MARQUET/.settings/stm32cubeide.project.prefs b/DS_STM32_MARQUET/.settings/stm32cubeide.project.prefs
new file mode 100644
index 0000000..a0b3b52
--- /dev/null
+++ b/DS_STM32_MARQUET/.settings/stm32cubeide.project.prefs
@@ -0,0 +1,5 @@
+635E684B79701B039C64EA45C3F84D30=20408E19A1D483CC68E7BF859CC595B4
+66BE74F758C12D739921AEA421D593D3=3
+8DF89ED150041C4CBC7CB9A9CAA90856=787343FA0477F66DEA4B2B86368887F5
+DC22A860405A8BF2F2C095E5B6529F12=787343FA0477F66DEA4B2B86368887F5
+eclipse.preferences.version=1
diff --git a/DS_STM32_MARQUET/Core/Inc/main.h b/DS_STM32_MARQUET/Core/Inc/main.h
new file mode 100644
index 0000000..63d96d7
--- /dev/null
+++ b/DS_STM32_MARQUET/Core/Inc/main.h
@@ -0,0 +1,71 @@
+/* USER CODE BEGIN Header */
+/**
+ ******************************************************************************
+ * @file : main.h
+ * @brief : Header for main.c file.
+ * This file contains the common defines of the application.
+ ******************************************************************************
+ * @attention
+ *
+ * Copyright (c) 2025 STMicroelectronics.
+ * All rights reserved.
+ *
+ * This software is licensed under terms that can be found in the LICENSE file
+ * in the root directory of this software component.
+ * If no LICENSE file comes with this software, it is provided AS-IS.
+ *
+ ******************************************************************************
+ */
+/* USER CODE END Header */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef __MAIN_H
+#define __MAIN_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32l1xx_hal.h"
+
+/* Private includes ----------------------------------------------------------*/
+/* USER CODE BEGIN Includes */
+
+/* USER CODE END Includes */
+
+/* Exported types ------------------------------------------------------------*/
+/* USER CODE BEGIN ET */
+
+/* USER CODE END ET */
+
+/* Exported constants --------------------------------------------------------*/
+/* USER CODE BEGIN EC */
+
+/* USER CODE END EC */
+
+/* Exported macro ------------------------------------------------------------*/
+/* USER CODE BEGIN EM */
+
+/* USER CODE END EM */
+
+void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
+
+/* Exported functions prototypes ---------------------------------------------*/
+void Error_Handler(void);
+
+/* USER CODE BEGIN EFP */
+
+/* USER CODE END EFP */
+
+/* Private defines -----------------------------------------------------------*/
+
+/* USER CODE BEGIN Private defines */
+
+/* USER CODE END Private defines */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __MAIN_H */
diff --git a/DS_STM32_MARQUET/Core/Inc/stm32l1xx_hal_conf.h b/DS_STM32_MARQUET/Core/Inc/stm32l1xx_hal_conf.h
new file mode 100644
index 0000000..07daa0f
--- /dev/null
+++ b/DS_STM32_MARQUET/Core/Inc/stm32l1xx_hal_conf.h
@@ -0,0 +1,318 @@
+/* USER CODE BEGIN Header */
+/**
+ ******************************************************************************
+ * @file stm32l1xx_hal_conf.h
+ * @brief HAL configuration file.
+ ******************************************************************************
+ * @attention
+ *
+ * Copyright (c) 2017 STMicroelectronics.
+ * All rights reserved.
+ *
+ * This software is licensed under terms that can be found in the LICENSE file
+ * in the root directory of this software component.
+ * If no LICENSE file comes with this software, it is provided AS-IS.
+ *
+ ******************************************************************************
+ */
+/* USER CODE END Header */
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef __STM32L1xx_HAL_CONF_H
+#define __STM32L1xx_HAL_CONF_H
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* Exported types ------------------------------------------------------------*/
+/* Exported constants --------------------------------------------------------*/
+
+/* ########################## Module Selection ############################## */
+/**
+ * @brief This is the list of modules to be used in the HAL driver
+ */
+
+#define HAL_MODULE_ENABLED
+#define HAL_ADC_MODULE_ENABLED
+/*#define HAL_CRYP_MODULE_ENABLED */
+/*#define HAL_COMP_MODULE_ENABLED */
+/*#define HAL_CRC_MODULE_ENABLED */
+/*#define HAL_CRYP_MODULE_ENABLED */
+/*#define HAL_DAC_MODULE_ENABLED */
+/*#define HAL_I2C_MODULE_ENABLED */
+/*#define HAL_I2S_MODULE_ENABLED */
+/*#define HAL_IRDA_MODULE_ENABLED */
+/*#define HAL_IWDG_MODULE_ENABLED */
+/*#define HAL_LCD_MODULE_ENABLED */
+/*#define HAL_NOR_MODULE_ENABLED */
+/*#define HAL_OPAMP_MODULE_ENABLED */
+/*#define HAL_PCD_MODULE_ENABLED */
+/*#define HAL_RTC_MODULE_ENABLED */
+/*#define HAL_SD_MODULE_ENABLED */
+/*#define HAL_SMARTCARD_MODULE_ENABLED */
+#define HAL_SPI_MODULE_ENABLED
+/*#define HAL_SRAM_MODULE_ENABLED */
+#define HAL_TIM_MODULE_ENABLED
+/*#define HAL_UART_MODULE_ENABLED */
+/*#define HAL_USART_MODULE_ENABLED */
+/*#define HAL_WWDG_MODULE_ENABLED */
+#define HAL_GPIO_MODULE_ENABLED
+#define HAL_EXTI_MODULE_ENABLED
+#define HAL_DMA_MODULE_ENABLED
+#define HAL_RCC_MODULE_ENABLED
+#define HAL_FLASH_MODULE_ENABLED
+#define HAL_PWR_MODULE_ENABLED
+#define HAL_CORTEX_MODULE_ENABLED
+
+/* ########################## Oscillator Values adaptation ####################*/
+/**
+ * @brief Adjust the value of External High Speed oscillator (HSE) used in your application.
+ * This value is used by the RCC HAL module to compute the system frequency
+ * (when HSE is used as system clock source, directly or through the PLL).
+ */
+#if !defined (HSE_VALUE)
+ #define HSE_VALUE ((uint32_t)24000000) /*!< Value of the External oscillator in Hz */
+#endif /* HSE_VALUE */
+
+#if !defined (HSE_STARTUP_TIMEOUT)
+ #define HSE_STARTUP_TIMEOUT ((uint32_t)100) /*!< Time out for HSE start up, in ms */
+#endif /* HSE_STARTUP_TIMEOUT */
+
+/**
+ * @brief Internal Multiple Speed oscillator (MSI) default value.
+ * This value is the default MSI range value after Reset.
+ */
+#if !defined (MSI_VALUE)
+ #define MSI_VALUE ((uint32_t)2097000) /*!< Value of the Internal oscillator in Hz*/
+#endif /* MSI_VALUE */
+/**
+ * @brief Internal High Speed oscillator (HSI) value.
+ * This value is used by the RCC HAL module to compute the system frequency
+ * (when HSI is used as system clock source, directly or through the PLL).
+ */
+#if !defined (HSI_VALUE)
+ #define HSI_VALUE ((uint32_t)16000000) /*!< Value of the Internal oscillator in Hz*/
+#endif /* HSI_VALUE */
+
+/**
+ * @brief Internal Low Speed oscillator (LSI) value.
+ */
+#if !defined (LSI_VALUE)
+ #define LSI_VALUE (37000U) /*!< LSI Typical Value in Hz*/
+#endif /* LSI_VALUE */ /*!< Value of the Internal Low Speed oscillator in Hz
+ The real value may vary depending on the variations
+ in voltage and temperature.*/
+
+/**
+ * @brief External Low Speed oscillator (LSE) value.
+ * This value is used by the UART, RTC HAL module to compute the system frequency
+ */
+#if !defined (LSE_VALUE)
+ #define LSE_VALUE ((uint32_t)32768) /*!< Value of the External oscillator in Hz*/
+#endif /* LSE_VALUE */
+
+#if !defined (LSE_STARTUP_TIMEOUT)
+ #define LSE_STARTUP_TIMEOUT ((uint32_t)5000) /*!< Time out for LSE start up, in ms */
+#endif /* HSE_STARTUP_TIMEOUT */
+
+/* Tip: To avoid modifying this file each time you need to use different HSE,
+ === you can define the HSE value in your toolchain compiler preprocessor. */
+
+/* ########################### System Configuration ######################### */
+/**
+ * @brief This is the HAL system configuration section
+ */
+
+#define VDD_VALUE ((uint32_t)3300) /*!< Value of VDD in mv */
+#define TICK_INT_PRIORITY ((uint32_t)15) /*!< tick interrupt priority */
+#define USE_RTOS 0
+#define PREFETCH_ENABLE 0
+#define INSTRUCTION_CACHE_ENABLE 1
+#define DATA_CACHE_ENABLE 1
+
+/* ########################## Assert Selection ############################## */
+/**
+ * @brief Uncomment the line below to expanse the "assert_param" macro in the
+ * HAL drivers code
+ */
+/* #define USE_FULL_ASSERT 1U */
+
+/* ################## Register callback feature configuration ############### */
+/**
+ * @brief Set below the peripheral configuration to "1U" to add the support
+ * of HAL callback registration/deregistration feature for the HAL
+ * driver(s). This allows user application to provide specific callback
+ * functions thanks to HAL_PPP_RegisterCallback() rather than overwriting
+ * the default weak callback functions (see each stm32l0xx_hal_ppp.h file
+ * for possible callback identifiers defined in HAL_PPP_CallbackIDTypeDef
+ * for each PPP peripheral).
+ */
+#define USE_HAL_ADC_REGISTER_CALLBACKS 0U
+#define USE_HAL_COMP_REGISTER_CALLBACKS 0U
+#define USE_HAL_DAC_REGISTER_CALLBACKS 0U
+#define USE_HAL_I2C_REGISTER_CALLBACKS 0U
+#define USE_HAL_I2S_REGISTER_CALLBACKS 0U
+#define USE_HAL_IRDA_REGISTER_CALLBACKS 0U
+#define USE_HAL_OPAMP_REGISTER_CALLBACKS 0U
+#define USE_HAL_PCD_REGISTER_CALLBACKS 0U
+#define USE_HAL_RTC_REGISTER_CALLBACKS 0U
+#define USE_HAL_SDMMC_REGISTER_CALLBACKS 0U
+#define USE_HAL_SMARTCARD_REGISTER_CALLBACKS 0U
+#define USE_HAL_SPI_REGISTER_CALLBACKS 0U
+#define USE_HAL_TIM_REGISTER_CALLBACKS 0U
+#define USE_HAL_UART_REGISTER_CALLBACKS 0U
+#define USE_HAL_USART_REGISTER_CALLBACKS 0U
+#define USE_HAL_WWDG_REGISTER_CALLBACKS 0U
+
+/* ################## SPI peripheral configuration ########################## */
+
+/* CRC FEATURE: Use to activate CRC feature inside HAL SPI Driver
+ * Activated: CRC code is present inside driver
+ * Deactivated: CRC code cleaned from driver
+ */
+
+#define USE_SPI_CRC 0U
+/* Includes ------------------------------------------------------------------*/
+/**
+ * @brief Include module's header file
+ */
+
+#ifdef HAL_RCC_MODULE_ENABLED
+ #include "stm32l1xx_hal_rcc.h"
+#endif /* HAL_RCC_MODULE_ENABLED */
+
+#ifdef HAL_GPIO_MODULE_ENABLED
+ #include "stm32l1xx_hal_gpio.h"
+#endif /* HAL_GPIO_MODULE_ENABLED */
+
+#ifdef HAL_DMA_MODULE_ENABLED
+ #include "stm32l1xx_hal_dma.h"
+#endif /* HAL_DMA_MODULE_ENABLED */
+
+#ifdef HAL_CORTEX_MODULE_ENABLED
+ #include "stm32l1xx_hal_cortex.h"
+#endif /* HAL_CORTEX_MODULE_ENABLED */
+
+#ifdef HAL_ADC_MODULE_ENABLED
+ #include "stm32l1xx_hal_adc.h"
+#endif /* HAL_ADC_MODULE_ENABLED */
+
+#ifdef HAL_COMP_MODULE_ENABLED
+ #include "stm32l1xx_hal_comp.h"
+#endif /* HAL_COMP_MODULE_ENABLED */
+
+#ifdef HAL_CRC_MODULE_ENABLED
+ #include "stm32l1xx_hal_crc.h"
+#endif /* HAL_CRC_MODULE_ENABLED */
+
+#ifdef HAL_CRYP_MODULE_ENABLED
+ #include "stm32l1xx_hal_cryp.h"
+#endif /* HAL_CRYP_MODULE_ENABLED */
+
+#ifdef HAL_DAC_MODULE_ENABLED
+ #include "stm32l1xx_hal_dac.h"
+#endif /* HAL_DAC_MODULE_ENABLED */
+
+#ifdef HAL_FLASH_MODULE_ENABLED
+ #include "stm32l1xx_hal_flash.h"
+#endif /* HAL_FLASH_MODULE_ENABLED */
+
+#ifdef HAL_SRAM_MODULE_ENABLED
+ #include "stm32l1xx_hal_sram.h"
+#endif /* HAL_SRAM_MODULE_ENABLED */
+
+#ifdef HAL_NOR_MODULE_ENABLED
+ #include "stm32l1xx_hal_nor.h"
+#endif /* HAL_NOR_MODULE_ENABLED */
+
+#ifdef HAL_I2C_MODULE_ENABLED
+ #include "stm32l1xx_hal_i2c.h"
+#endif /* HAL_I2C_MODULE_ENABLED */
+
+#ifdef HAL_I2S_MODULE_ENABLED
+ #include "stm32l1xx_hal_i2s.h"
+#endif /* HAL_I2S_MODULE_ENABLED */
+
+#ifdef HAL_IWDG_MODULE_ENABLED
+ #include "stm32l1xx_hal_iwdg.h"
+#endif /* HAL_IWDG_MODULE_ENABLED */
+
+#ifdef HAL_LCD_MODULE_ENABLED
+ #include "stm32l1xx_hal_lcd.h"
+#endif /* HAL_LCD_MODULE_ENABLED */
+
+#ifdef HAL_OPAMP_MODULE_ENABLED
+ #include "stm32l1xx_hal_opamp.h"
+#endif /* HAL_OPAMP_MODULE_ENABLED */
+
+#ifdef HAL_PWR_MODULE_ENABLED
+ #include "stm32l1xx_hal_pwr.h"
+#endif /* HAL_PWR_MODULE_ENABLED */
+
+#ifdef HAL_RTC_MODULE_ENABLED
+ #include "stm32l1xx_hal_rtc.h"
+#endif /* HAL_RTC_MODULE_ENABLED */
+
+#ifdef HAL_SD_MODULE_ENABLED
+ #include "stm32l1xx_hal_sd.h"
+#endif /* HAL_SD_MODULE_ENABLED */
+
+#ifdef HAL_SPI_MODULE_ENABLED
+ #include "stm32l1xx_hal_spi.h"
+#endif /* HAL_SPI_MODULE_ENABLED */
+
+#ifdef HAL_TIM_MODULE_ENABLED
+ #include "stm32l1xx_hal_tim.h"
+#endif /* HAL_TIM_MODULE_ENABLED */
+
+#ifdef HAL_UART_MODULE_ENABLED
+ #include "stm32l1xx_hal_uart.h"
+#endif /* HAL_UART_MODULE_ENABLED */
+
+#ifdef HAL_USART_MODULE_ENABLED
+ #include "stm32l1xx_hal_usart.h"
+#endif /* HAL_USART_MODULE_ENABLED */
+
+#ifdef HAL_IRDA_MODULE_ENABLED
+ #include "stm32l1xx_hal_irda.h"
+#endif /* HAL_IRDA_MODULE_ENABLED */
+
+#ifdef HAL_SMARTCARD_MODULE_ENABLED
+ #include "stm32l1xx_hal_smartcard.h"
+#endif /* HAL_SMARTCARD_MODULE_ENABLED */
+
+#ifdef HAL_WWDG_MODULE_ENABLED
+ #include "stm32l1xx_hal_wwdg.h"
+#endif /* HAL_WWDG_MODULE_ENABLED */
+
+#ifdef HAL_PCD_MODULE_ENABLED
+ #include "stm32l1xx_hal_pcd.h"
+#endif /* HAL_PCD_MODULE_ENABLED */
+
+#ifdef HAL_EXTI_MODULE_ENABLED
+ #include "stm32l1xx_hal_exti.h"
+#endif /* HAL_EXTI_MODULE_ENABLED */
+
+/* Exported macro ------------------------------------------------------------*/
+#ifdef USE_FULL_ASSERT
+/**
+ * @brief The assert_param macro is used for function's parameters check.
+ * @param expr: If expr is false, it calls assert_failed function
+ * which reports the name of the source file and the source
+ * line number of the call that failed.
+ * If expr is true, it returns no value.
+ * @retval None
+ */
+ #define assert_param(expr) ((expr) ? (void)0U : assert_failed((uint8_t *)__FILE__, __LINE__))
+/* Exported functions ------------------------------------------------------- */
+ void assert_failed(uint8_t* file, uint32_t line);
+#else
+ #define assert_param(expr) ((void)0U)
+#endif /* USE_FULL_ASSERT */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __STM32L1xx_HAL_CONF_H */
+
diff --git a/DS_STM32_MARQUET/Core/Inc/stm32l1xx_it.h b/DS_STM32_MARQUET/Core/Inc/stm32l1xx_it.h
new file mode 100644
index 0000000..e37b78f
--- /dev/null
+++ b/DS_STM32_MARQUET/Core/Inc/stm32l1xx_it.h
@@ -0,0 +1,68 @@
+/* USER CODE BEGIN Header */
+/**
+ ******************************************************************************
+ * @file stm32l1xx_it.h
+ * @brief This file contains the headers of the interrupt handlers.
+ ******************************************************************************
+ * @attention
+ *
+ * Copyright (c) 2025 STMicroelectronics.
+ * All rights reserved.
+ *
+ * This software is licensed under terms that can be found in the LICENSE file
+ * in the root directory of this software component.
+ * If no LICENSE file comes with this software, it is provided AS-IS.
+ *
+ ******************************************************************************
+ */
+/* USER CODE END Header */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef __STM32L1xx_IT_H
+#define __STM32L1xx_IT_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Private includes ----------------------------------------------------------*/
+/* USER CODE BEGIN Includes */
+
+/* USER CODE END Includes */
+
+/* Exported types ------------------------------------------------------------*/
+/* USER CODE BEGIN ET */
+
+/* USER CODE END ET */
+
+/* Exported constants --------------------------------------------------------*/
+/* USER CODE BEGIN EC */
+
+/* USER CODE END EC */
+
+/* Exported macro ------------------------------------------------------------*/
+/* USER CODE BEGIN EM */
+
+/* USER CODE END EM */
+
+/* Exported functions prototypes ---------------------------------------------*/
+void NMI_Handler(void);
+void HardFault_Handler(void);
+void MemManage_Handler(void);
+void BusFault_Handler(void);
+void UsageFault_Handler(void);
+void SVC_Handler(void);
+void DebugMon_Handler(void);
+void PendSV_Handler(void);
+void SysTick_Handler(void);
+void EXTI9_5_IRQHandler(void);
+void TIM6_IRQHandler(void);
+/* USER CODE BEGIN EFP */
+
+/* USER CODE END EFP */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __STM32L1xx_IT_H */
diff --git a/DS_STM32_MARQUET/Core/Src/main.c b/DS_STM32_MARQUET/Core/Src/main.c
new file mode 100644
index 0000000..6802f54
--- /dev/null
+++ b/DS_STM32_MARQUET/Core/Src/main.c
@@ -0,0 +1,548 @@
+/* USER CODE BEGIN Header */
+/**
+ ******************************************************************************
+ * @file : main.c
+ * @brief : Main program body
+ ******************************************************************************
+ * @attention
+ *
+ * Copyright (c) 2025 STMicroelectronics.
+ * All rights reserved.
+ *
+ * This software is licensed under terms that can be found in the LICENSE file
+ * in the root directory of this software component.
+ * If no LICENSE file comes with this software, it is provided AS-IS.
+ *
+ ******************************************************************************
+ */
+/* USER CODE END Header */
+/* Includes ------------------------------------------------------------------*/
+#include "main.h"
+
+/* Private includes ----------------------------------------------------------*/
+/* USER CODE BEGIN Includes */
+#include "max7219.h"
+#include "fonc_tft.h"
+
+/* USER CODE END Includes */
+
+/* Private typedef -----------------------------------------------------------*/
+/* USER CODE BEGIN PTD */
+
+/* USER CODE END PTD */
+
+/* Private define ------------------------------------------------------------*/
+/* USER CODE BEGIN PD */
+
+//#define Section1
+//#define Section2
+//#define Section3
+//#define Section4
+//#define Section5
+#define Section6
+
+/* USER CODE END PD */
+
+/* Private macro -------------------------------------------------------------*/
+/* USER CODE BEGIN PM */
+
+/* USER CODE END PM */
+
+/* Private variables ---------------------------------------------------------*/
+ADC_HandleTypeDef hadc;
+
+SPI_HandleTypeDef hspi1;
+
+TIM_HandleTypeDef htim3;
+TIM_HandleTypeDef htim6;
+
+/* USER CODE BEGIN PV */
+
+
+/* USER CODE END PV */
+
+/* Private function prototypes -----------------------------------------------*/
+void SystemClock_Config(void);
+static void MX_GPIO_Init(void);
+static void MX_SPI1_Init(void);
+static void MX_TIM3_Init(void);
+static void MX_TIM6_Init(void);
+static void MX_ADC_Init(void);
+/* USER CODE BEGIN PFP */
+
+/* USER CODE END PFP */
+
+/* Private user code ---------------------------------------------------------*/
+/* USER CODE BEGIN 0 */
+#ifdef Section5
+ uint8_t ratio = 0;
+#endif
+
+/* USER CODE END 0 */
+
+/**
+ * @brief The application entry point.
+ * @retval int
+ */
+int main(void)
+{
+
+ /* USER CODE BEGIN 1 */
+
+ /* USER CODE END 1 */
+
+ /* MCU Configuration--------------------------------------------------------*/
+
+ /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
+ HAL_Init();
+
+ /* USER CODE BEGIN Init */
+
+ /* USER CODE END Init */
+
+ /* Configure the system clock */
+ SystemClock_Config();
+
+ /* USER CODE BEGIN SysInit */
+
+ /* USER CODE END SysInit */
+
+ /* Initialize all configured peripherals */
+ MX_GPIO_Init();
+ MX_SPI1_Init();
+ MX_TIM3_Init();
+ MX_TIM6_Init();
+ MX_ADC_Init();
+ /* USER CODE BEGIN 2 */
+ //MAX7219_Init();
+ //init_TFT();
+ //MAX7219_Clear();
+
+ /* USER CODE END 2 */
+
+ /* Infinite loop */
+ /* USER CODE BEGIN WHILE */
+#ifdef Section2
+ uint8_t allume = 0;
+#endif
+#ifdef Section4
+ HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
+#endif
+#ifdef Section5
+ HAL_TIM_Base_Start_IT(&htim6);
+ HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
+#endif
+#ifdef Section6
+ HAL_TIM_Base_Start_IT(&htim6);
+ HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
+#endif
+ while (1)
+ {
+ /* USER CODE END WHILE */
+
+ /* USER CODE BEGIN 3 */
+#ifdef Section1
+ GPIOB->ODR |= (1<<12);
+#endif
+#ifdef Section2
+
+ if (allume == 0) {
+ GPIOB->ODR |= (1<<12);
+ allume = 1;
+ } else {
+ GPIOB->ODR &= ~(1<<12);
+ allume = 0;
+ }
+ HAL_Delay(750);
+#endif
+#ifdef Section3
+ if ((GPIOA->IDR & (1 << 11 | 1 << 12)) == 0) {
+ GPIOB->ODR |= (1<<13);
+ } else {
+ GPIOB->ODR &= ~(1<<13);
+ }
+#endif
+#ifdef Section4
+ //Nothing to do
+#endif
+#ifdef Section5
+ //Nothing to do
+#endif
+#ifdef Section6
+ //Nothing to do
+#endif
+ }
+ /* USER CODE END 3 */
+}
+
+/**
+ * @brief System Clock Configuration
+ * @retval None
+ */
+void SystemClock_Config(void)
+{
+ RCC_OscInitTypeDef RCC_OscInitStruct = {0};
+ RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
+
+ /** Configure the main internal regulator output voltage
+ */
+ __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
+
+ /** Initializes the RCC Oscillators according to the specified parameters
+ * in the RCC_OscInitTypeDef structure.
+ */
+ RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
+ RCC_OscInitStruct.HSIState = RCC_HSI_ON;
+ RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
+ RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
+ if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
+ {
+ Error_Handler();
+ }
+
+ /** Initializes the CPU, AHB and APB buses clocks
+ */
+ RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
+ |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
+ RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
+ RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
+ RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
+ RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
+
+ if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
+ {
+ Error_Handler();
+ }
+}
+
+/**
+ * @brief ADC Initialization Function
+ * @param None
+ * @retval None
+ */
+static void MX_ADC_Init(void)
+{
+
+ /* USER CODE BEGIN ADC_Init 0 */
+
+ /* USER CODE END ADC_Init 0 */
+
+ ADC_ChannelConfTypeDef sConfig = {0};
+
+ /* USER CODE BEGIN ADC_Init 1 */
+
+ /* USER CODE END ADC_Init 1 */
+
+ /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
+ */
+ hadc.Instance = ADC1;
+ hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
+ hadc.Init.Resolution = ADC_RESOLUTION_12B;
+ hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
+ hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
+ hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
+ hadc.Init.LowPowerAutoWait = ADC_AUTOWAIT_DISABLE;
+ hadc.Init.LowPowerAutoPowerOff = ADC_AUTOPOWEROFF_DISABLE;
+ hadc.Init.ChannelsBank = ADC_CHANNELS_BANK_A;
+ hadc.Init.ContinuousConvMode = DISABLE;
+ hadc.Init.NbrOfConversion = 1;
+ hadc.Init.DiscontinuousConvMode = DISABLE;
+ hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
+ hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
+ hadc.Init.DMAContinuousRequests = DISABLE;
+ if (HAL_ADC_Init(&hadc) != HAL_OK)
+ {
+ Error_Handler();
+ }
+
+ /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
+ */
+ sConfig.Channel = ADC_CHANNEL_0;
+ sConfig.Rank = ADC_REGULAR_RANK_1;
+ sConfig.SamplingTime = ADC_SAMPLETIME_4CYCLES;
+ if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
+ {
+ Error_Handler();
+ }
+ /* USER CODE BEGIN ADC_Init 2 */
+
+ /* USER CODE END ADC_Init 2 */
+
+}
+
+/**
+ * @brief SPI1 Initialization Function
+ * @param None
+ * @retval None
+ */
+static void MX_SPI1_Init(void)
+{
+
+ /* USER CODE BEGIN SPI1_Init 0 */
+
+ /* USER CODE END SPI1_Init 0 */
+
+ /* USER CODE BEGIN SPI1_Init 1 */
+
+ /* USER CODE END SPI1_Init 1 */
+ /* SPI1 parameter configuration*/
+ hspi1.Instance = SPI1;
+ hspi1.Init.Mode = SPI_MODE_MASTER;
+ hspi1.Init.Direction = SPI_DIRECTION_2LINES;
+ hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
+ hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
+ hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
+ hspi1.Init.NSS = SPI_NSS_SOFT;
+ hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
+ hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
+ hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
+ hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
+ hspi1.Init.CRCPolynomial = 10;
+ if (HAL_SPI_Init(&hspi1) != HAL_OK)
+ {
+ Error_Handler();
+ }
+ /* USER CODE BEGIN SPI1_Init 2 */
+
+ /* USER CODE END SPI1_Init 2 */
+
+}
+
+/**
+ * @brief TIM3 Initialization Function
+ * @param None
+ * @retval None
+ */
+static void MX_TIM3_Init(void)
+{
+
+ /* USER CODE BEGIN TIM3_Init 0 */
+
+ /* USER CODE END TIM3_Init 0 */
+
+ TIM_ClockConfigTypeDef sClockSourceConfig = {0};
+ TIM_MasterConfigTypeDef sMasterConfig = {0};
+ TIM_OC_InitTypeDef sConfigOC = {0};
+
+ /* USER CODE BEGIN TIM3_Init 1 */
+
+ /* USER CODE END TIM3_Init 1 */
+ htim3.Instance = TIM3;
+ htim3.Init.Prescaler = 20-1;
+ htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
+ htim3.Init.Period = 16000-1;
+ htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
+ htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
+ if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
+ {
+ Error_Handler();
+ }
+ sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
+ if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
+ {
+ Error_Handler();
+ }
+ if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
+ {
+ Error_Handler();
+ }
+ sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
+ sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
+ if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
+ {
+ Error_Handler();
+ }
+ sConfigOC.OCMode = TIM_OCMODE_PWM1;
+ sConfigOC.Pulse = 16000;
+ sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
+ sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
+ if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
+ {
+ Error_Handler();
+ }
+ /* USER CODE BEGIN TIM3_Init 2 */
+
+ /* USER CODE END TIM3_Init 2 */
+ HAL_TIM_MspPostInit(&htim3);
+
+}
+
+/**
+ * @brief TIM6 Initialization Function
+ * @param None
+ * @retval None
+ */
+static void MX_TIM6_Init(void)
+{
+
+ /* USER CODE BEGIN TIM6_Init 0 */
+
+ /* USER CODE END TIM6_Init 0 */
+
+ TIM_MasterConfigTypeDef sMasterConfig = {0};
+
+ /* USER CODE BEGIN TIM6_Init 1 */
+
+ /* USER CODE END TIM6_Init 1 */
+ htim6.Instance = TIM6;
+ htim6.Init.Prescaler = 100-1;
+ htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
+ htim6.Init.Period = 16000-1;
+ htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
+ if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
+ {
+ Error_Handler();
+ }
+ sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
+ sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
+ if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
+ {
+ Error_Handler();
+ }
+ /* USER CODE BEGIN TIM6_Init 2 */
+
+ /* USER CODE END TIM6_Init 2 */
+
+}
+
+/**
+ * @brief GPIO Initialization Function
+ * @param None
+ * @retval None
+ */
+static void MX_GPIO_Init(void)
+{
+ GPIO_InitTypeDef GPIO_InitStruct = {0};
+ /* USER CODE BEGIN MX_GPIO_Init_1 */
+
+ /* USER CODE END MX_GPIO_Init_1 */
+
+ /* GPIO Ports Clock Enable */
+ __HAL_RCC_GPIOC_CLK_ENABLE();
+ __HAL_RCC_GPIOA_CLK_ENABLE();
+ __HAL_RCC_GPIOB_CLK_ENABLE();
+ __HAL_RCC_GPIOD_CLK_ENABLE();
+
+ /*Configure GPIO pin Output Level */
+ HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
+
+ /*Configure GPIO pin Output Level */
+ HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_SET);
+
+ /*Configure GPIO pin Output Level */
+ HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
+
+ /*Configure GPIO pin Output Level */
+ HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_SET);
+
+ /*Configure GPIO pins : PC0 PC1 PC2 PC3 */
+ GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
+ GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
+ GPIO_InitStruct.Pull = GPIO_NOPULL;
+ GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
+ HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
+
+ /*Configure GPIO pins : PB12 PB13 */
+ GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
+ GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
+ GPIO_InitStruct.Pull = GPIO_NOPULL;
+ GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
+ HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
+
+ /*Configure GPIO pin : PC9 */
+ GPIO_InitStruct.Pin = GPIO_PIN_9;
+ GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
+ GPIO_InitStruct.Pull = GPIO_NOPULL;
+ HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
+
+ /*Configure GPIO pins : PA11 PA12 */
+ GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
+ GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
+ GPIO_InitStruct.Pull = GPIO_NOPULL;
+ HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
+
+ /*Configure GPIO pin : PD2 */
+ GPIO_InitStruct.Pin = GPIO_PIN_2;
+ GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
+ GPIO_InitStruct.Pull = GPIO_NOPULL;
+ GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
+ HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
+
+ /*Configure GPIO pin : PB8 */
+ GPIO_InitStruct.Pin = GPIO_PIN_8;
+ GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
+ GPIO_InitStruct.Pull = GPIO_NOPULL;
+ GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
+ GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
+ HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
+
+ /* EXTI interrupt init*/
+ HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
+ HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
+
+ /* USER CODE BEGIN MX_GPIO_Init_2 */
+
+ /* USER CODE END MX_GPIO_Init_2 */
+}
+
+/* USER CODE BEGIN 4 */
+#ifdef Section5
+void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
+ if (htim->Instance == TIM6) {
+ TIM3 -> CCR4 = ratio * 160;
+ ratio ++;
+ if (ratio >= 100) {
+ ratio = 0;
+ }
+ }
+}
+#endif
+#ifdef Section6
+void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
+ if (htim->Instance == TIM6) {
+ HAL_ADC_Start(&hadc);
+ HAL_StatusTypeDef status = HAL_ADC_PollForConversion(&hadc, 1000);
+ if (status == HAL_OK) {
+ uint32_t ADCvalue = HAL_ADC_GetValue(&hadc);
+ HAL_ADC_Stop(&hadc);
+ uint8_t ratio = (ADCvalue / 4096.0) * 100;
+ TIM3 -> CCR4 = ratio * 160;
+ }
+ }
+}
+#endif
+
+
+/* USER CODE END 4 */
+
+/**
+ * @brief This function is executed in case of error occurrence.
+ * @retval None
+ */
+void Error_Handler(void)
+{
+ /* USER CODE BEGIN Error_Handler_Debug */
+ /* User can add his own implementation to report the HAL error return state */
+ __disable_irq();
+ while (1)
+ {
+ }
+ /* USER CODE END Error_Handler_Debug */
+}
+
+#ifdef USE_FULL_ASSERT
+/**
+ * @brief Reports the name of the source file and the source line number
+ * where the assert_param error has occurred.
+ * @param file: pointer to the source file name
+ * @param line: assert_param error line source number
+ * @retval None
+ */
+void assert_failed(uint8_t *file, uint32_t line)
+{
+ /* USER CODE BEGIN 6 */
+ /* User can add his own implementation to report the file name and line number,
+ ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
+ /* USER CODE END 6 */
+}
+#endif /* USE_FULL_ASSERT */
diff --git a/DS_STM32_MARQUET/Core/Src/stm32l1xx_hal_msp.c b/DS_STM32_MARQUET/Core/Src/stm32l1xx_hal_msp.c
new file mode 100644
index 0000000..6ac3a68
--- /dev/null
+++ b/DS_STM32_MARQUET/Core/Src/stm32l1xx_hal_msp.c
@@ -0,0 +1,313 @@
+/* USER CODE BEGIN Header */
+/**
+ ******************************************************************************
+ * @file stm32l1xx_hal_msp.c
+ * @brief This file provides code for the MSP Initialization
+ * and de-Initialization codes.
+ ******************************************************************************
+ * @attention
+ *
+ * Copyright (c) 2025 STMicroelectronics.
+ * All rights reserved.
+ *
+ * This software is licensed under terms that can be found in the LICENSE file
+ * in the root directory of this software component.
+ * If no LICENSE file comes with this software, it is provided AS-IS.
+ *
+ ******************************************************************************
+ */
+/* USER CODE END Header */
+
+/* Includes ------------------------------------------------------------------*/
+#include "main.h"
+/* USER CODE BEGIN Includes */
+
+/* USER CODE END Includes */
+
+/* Private typedef -----------------------------------------------------------*/
+/* USER CODE BEGIN TD */
+
+/* USER CODE END TD */
+
+/* Private define ------------------------------------------------------------*/
+/* USER CODE BEGIN Define */
+
+/* USER CODE END Define */
+
+/* Private macro -------------------------------------------------------------*/
+/* USER CODE BEGIN Macro */
+
+/* USER CODE END Macro */
+
+/* Private variables ---------------------------------------------------------*/
+/* USER CODE BEGIN PV */
+
+/* USER CODE END PV */
+
+/* Private function prototypes -----------------------------------------------*/
+/* USER CODE BEGIN PFP */
+
+/* USER CODE END PFP */
+
+/* External functions --------------------------------------------------------*/
+/* USER CODE BEGIN ExternalFunctions */
+
+/* USER CODE END ExternalFunctions */
+
+/* USER CODE BEGIN 0 */
+
+/* USER CODE END 0 */
+
+void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
+ /**
+ * Initializes the Global MSP.
+ */
+void HAL_MspInit(void)
+{
+
+ /* USER CODE BEGIN MspInit 0 */
+
+ /* USER CODE END MspInit 0 */
+
+ __HAL_RCC_COMP_CLK_ENABLE();
+ __HAL_RCC_SYSCFG_CLK_ENABLE();
+ __HAL_RCC_PWR_CLK_ENABLE();
+
+ /* System interrupt init*/
+
+ /* USER CODE BEGIN MspInit 1 */
+
+ /* USER CODE END MspInit 1 */
+}
+
+/**
+ * @brief ADC MSP Initialization
+ * This function configures the hardware resources used in this example
+ * @param hadc: ADC handle pointer
+ * @retval None
+ */
+void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
+{
+ GPIO_InitTypeDef GPIO_InitStruct = {0};
+ if(hadc->Instance==ADC1)
+ {
+ /* USER CODE BEGIN ADC1_MspInit 0 */
+
+ /* USER CODE END ADC1_MspInit 0 */
+ /* Peripheral clock enable */
+ __HAL_RCC_ADC1_CLK_ENABLE();
+
+ __HAL_RCC_GPIOA_CLK_ENABLE();
+ /**ADC GPIO Configuration
+ PA0-WKUP1 ------> ADC_IN0
+ */
+ GPIO_InitStruct.Pin = GPIO_PIN_0;
+ GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
+ GPIO_InitStruct.Pull = GPIO_NOPULL;
+ HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
+
+ /* USER CODE BEGIN ADC1_MspInit 1 */
+
+ /* USER CODE END ADC1_MspInit 1 */
+
+ }
+
+}
+
+/**
+ * @brief ADC MSP De-Initialization
+ * This function freeze the hardware resources used in this example
+ * @param hadc: ADC handle pointer
+ * @retval None
+ */
+void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
+{
+ if(hadc->Instance==ADC1)
+ {
+ /* USER CODE BEGIN ADC1_MspDeInit 0 */
+
+ /* USER CODE END ADC1_MspDeInit 0 */
+ /* Peripheral clock disable */
+ __HAL_RCC_ADC1_CLK_DISABLE();
+
+ /**ADC GPIO Configuration
+ PA0-WKUP1 ------> ADC_IN0
+ */
+ HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0);
+
+ /* USER CODE BEGIN ADC1_MspDeInit 1 */
+
+ /* USER CODE END ADC1_MspDeInit 1 */
+ }
+
+}
+
+/**
+ * @brief SPI MSP Initialization
+ * This function configures the hardware resources used in this example
+ * @param hspi: SPI handle pointer
+ * @retval None
+ */
+void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
+{
+ GPIO_InitTypeDef GPIO_InitStruct = {0};
+ if(hspi->Instance==SPI1)
+ {
+ /* USER CODE BEGIN SPI1_MspInit 0 */
+
+ /* USER CODE END SPI1_MspInit 0 */
+ /* Peripheral clock enable */
+ __HAL_RCC_SPI1_CLK_ENABLE();
+
+ __HAL_RCC_GPIOA_CLK_ENABLE();
+ /**SPI1 GPIO Configuration
+ PA5 ------> SPI1_SCK
+ PA6 ------> SPI1_MISO
+ PA7 ------> SPI1_MOSI
+ */
+ GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
+ GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
+ GPIO_InitStruct.Pull = GPIO_NOPULL;
+ GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
+ GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
+ HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
+
+ /* USER CODE BEGIN SPI1_MspInit 1 */
+
+ /* USER CODE END SPI1_MspInit 1 */
+
+ }
+
+}
+
+/**
+ * @brief SPI MSP De-Initialization
+ * This function freeze the hardware resources used in this example
+ * @param hspi: SPI handle pointer
+ * @retval None
+ */
+void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
+{
+ if(hspi->Instance==SPI1)
+ {
+ /* USER CODE BEGIN SPI1_MspDeInit 0 */
+
+ /* USER CODE END SPI1_MspDeInit 0 */
+ /* Peripheral clock disable */
+ __HAL_RCC_SPI1_CLK_DISABLE();
+
+ /**SPI1 GPIO Configuration
+ PA5 ------> SPI1_SCK
+ PA6 ------> SPI1_MISO
+ PA7 ------> SPI1_MOSI
+ */
+ HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
+
+ /* USER CODE BEGIN SPI1_MspDeInit 1 */
+
+ /* USER CODE END SPI1_MspDeInit 1 */
+ }
+
+}
+
+/**
+ * @brief TIM_Base MSP Initialization
+ * This function configures the hardware resources used in this example
+ * @param htim_base: TIM_Base handle pointer
+ * @retval None
+ */
+void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
+{
+ if(htim_base->Instance==TIM3)
+ {
+ /* USER CODE BEGIN TIM3_MspInit 0 */
+
+ /* USER CODE END TIM3_MspInit 0 */
+ /* Peripheral clock enable */
+ __HAL_RCC_TIM3_CLK_ENABLE();
+ /* USER CODE BEGIN TIM3_MspInit 1 */
+
+ /* USER CODE END TIM3_MspInit 1 */
+ }
+ else if(htim_base->Instance==TIM6)
+ {
+ /* USER CODE BEGIN TIM6_MspInit 0 */
+
+ /* USER CODE END TIM6_MspInit 0 */
+ /* Peripheral clock enable */
+ __HAL_RCC_TIM6_CLK_ENABLE();
+ /* TIM6 interrupt Init */
+ HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
+ HAL_NVIC_EnableIRQ(TIM6_IRQn);
+ /* USER CODE BEGIN TIM6_MspInit 1 */
+
+ /* USER CODE END TIM6_MspInit 1 */
+ }
+
+}
+
+void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
+{
+ GPIO_InitTypeDef GPIO_InitStruct = {0};
+ if(htim->Instance==TIM3)
+ {
+ /* USER CODE BEGIN TIM3_MspPostInit 0 */
+
+ /* USER CODE END TIM3_MspPostInit 0 */
+
+ __HAL_RCC_GPIOB_CLK_ENABLE();
+ /**TIM3 GPIO Configuration
+ PB1 ------> TIM3_CH4
+ */
+ GPIO_InitStruct.Pin = GPIO_PIN_1;
+ GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
+ GPIO_InitStruct.Pull = GPIO_NOPULL;
+ GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
+ GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
+ HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
+
+ /* USER CODE BEGIN TIM3_MspPostInit 1 */
+
+ /* USER CODE END TIM3_MspPostInit 1 */
+ }
+
+}
+/**
+ * @brief TIM_Base MSP De-Initialization
+ * This function freeze the hardware resources used in this example
+ * @param htim_base: TIM_Base handle pointer
+ * @retval None
+ */
+void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
+{
+ if(htim_base->Instance==TIM3)
+ {
+ /* USER CODE BEGIN TIM3_MspDeInit 0 */
+
+ /* USER CODE END TIM3_MspDeInit 0 */
+ /* Peripheral clock disable */
+ __HAL_RCC_TIM3_CLK_DISABLE();
+ /* USER CODE BEGIN TIM3_MspDeInit 1 */
+
+ /* USER CODE END TIM3_MspDeInit 1 */
+ }
+ else if(htim_base->Instance==TIM6)
+ {
+ /* USER CODE BEGIN TIM6_MspDeInit 0 */
+
+ /* USER CODE END TIM6_MspDeInit 0 */
+ /* Peripheral clock disable */
+ __HAL_RCC_TIM6_CLK_DISABLE();
+
+ /* TIM6 interrupt DeInit */
+ HAL_NVIC_DisableIRQ(TIM6_IRQn);
+ /* USER CODE BEGIN TIM6_MspDeInit 1 */
+
+ /* USER CODE END TIM6_MspDeInit 1 */
+ }
+
+}
+
+/* USER CODE BEGIN 1 */
+
+/* USER CODE END 1 */
diff --git a/DS_STM32_MARQUET/Core/Src/stm32l1xx_it.c b/DS_STM32_MARQUET/Core/Src/stm32l1xx_it.c
new file mode 100644
index 0000000..b5369d9
--- /dev/null
+++ b/DS_STM32_MARQUET/Core/Src/stm32l1xx_it.c
@@ -0,0 +1,231 @@
+/* USER CODE BEGIN Header */
+/**
+ ******************************************************************************
+ * @file stm32l1xx_it.c
+ * @brief Interrupt Service Routines.
+ ******************************************************************************
+ * @attention
+ *
+ * Copyright (c) 2025 STMicroelectronics.
+ * All rights reserved.
+ *
+ * This software is licensed under terms that can be found in the LICENSE file
+ * in the root directory of this software component.
+ * If no LICENSE file comes with this software, it is provided AS-IS.
+ *
+ ******************************************************************************
+ */
+/* USER CODE END Header */
+
+/* Includes ------------------------------------------------------------------*/
+#include "main.h"
+#include "stm32l1xx_it.h"
+/* Private includes ----------------------------------------------------------*/
+/* USER CODE BEGIN Includes */
+/* USER CODE END Includes */
+
+/* Private typedef -----------------------------------------------------------*/
+/* USER CODE BEGIN TD */
+
+/* USER CODE END TD */
+
+/* Private define ------------------------------------------------------------*/
+/* USER CODE BEGIN PD */
+
+/* USER CODE END PD */
+
+/* Private macro -------------------------------------------------------------*/
+/* USER CODE BEGIN PM */
+
+/* USER CODE END PM */
+
+/* Private variables ---------------------------------------------------------*/
+/* USER CODE BEGIN PV */
+
+/* USER CODE END PV */
+
+/* Private function prototypes -----------------------------------------------*/
+/* USER CODE BEGIN PFP */
+
+/* USER CODE END PFP */
+
+/* Private user code ---------------------------------------------------------*/
+/* USER CODE BEGIN 0 */
+
+/* USER CODE END 0 */
+
+/* External variables --------------------------------------------------------*/
+extern TIM_HandleTypeDef htim6;
+/* USER CODE BEGIN EV */
+
+/* USER CODE END EV */
+
+/******************************************************************************/
+/* Cortex-M3 Processor Interruption and Exception Handlers */
+/******************************************************************************/
+/**
+ * @brief This function handles Non maskable interrupt.
+ */
+void NMI_Handler(void)
+{
+ /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
+
+ /* USER CODE END NonMaskableInt_IRQn 0 */
+ /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
+ while (1)
+ {
+ }
+ /* USER CODE END NonMaskableInt_IRQn 1 */
+}
+
+/**
+ * @brief This function handles Hard fault interrupt.
+ */
+void HardFault_Handler(void)
+{
+ /* USER CODE BEGIN HardFault_IRQn 0 */
+
+ /* USER CODE END HardFault_IRQn 0 */
+ while (1)
+ {
+ /* USER CODE BEGIN W1_HardFault_IRQn 0 */
+ /* USER CODE END W1_HardFault_IRQn 0 */
+ }
+}
+
+/**
+ * @brief This function handles Memory management fault.
+ */
+void MemManage_Handler(void)
+{
+ /* USER CODE BEGIN MemoryManagement_IRQn 0 */
+
+ /* USER CODE END MemoryManagement_IRQn 0 */
+ while (1)
+ {
+ /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
+ /* USER CODE END W1_MemoryManagement_IRQn 0 */
+ }
+}
+
+/**
+ * @brief This function handles Pre-fetch fault, memory access fault.
+ */
+void BusFault_Handler(void)
+{
+ /* USER CODE BEGIN BusFault_IRQn 0 */
+
+ /* USER CODE END BusFault_IRQn 0 */
+ while (1)
+ {
+ /* USER CODE BEGIN W1_BusFault_IRQn 0 */
+ /* USER CODE END W1_BusFault_IRQn 0 */
+ }
+}
+
+/**
+ * @brief This function handles Undefined instruction or illegal state.
+ */
+void UsageFault_Handler(void)
+{
+ /* USER CODE BEGIN UsageFault_IRQn 0 */
+
+ /* USER CODE END UsageFault_IRQn 0 */
+ while (1)
+ {
+ /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
+ /* USER CODE END W1_UsageFault_IRQn 0 */
+ }
+}
+
+/**
+ * @brief This function handles System service call via SWI instruction.
+ */
+void SVC_Handler(void)
+{
+ /* USER CODE BEGIN SVC_IRQn 0 */
+
+ /* USER CODE END SVC_IRQn 0 */
+ /* USER CODE BEGIN SVC_IRQn 1 */
+
+ /* USER CODE END SVC_IRQn 1 */
+}
+
+/**
+ * @brief This function handles Debug monitor.
+ */
+void DebugMon_Handler(void)
+{
+ /* USER CODE BEGIN DebugMonitor_IRQn 0 */
+
+ /* USER CODE END DebugMonitor_IRQn 0 */
+ /* USER CODE BEGIN DebugMonitor_IRQn 1 */
+
+ /* USER CODE END DebugMonitor_IRQn 1 */
+}
+
+/**
+ * @brief This function handles Pendable request for system service.
+ */
+void PendSV_Handler(void)
+{
+ /* USER CODE BEGIN PendSV_IRQn 0 */
+
+ /* USER CODE END PendSV_IRQn 0 */
+ /* USER CODE BEGIN PendSV_IRQn 1 */
+
+ /* USER CODE END PendSV_IRQn 1 */
+}
+
+/**
+ * @brief This function handles System tick timer.
+ */
+void SysTick_Handler(void)
+{
+ /* USER CODE BEGIN SysTick_IRQn 0 */
+
+ /* USER CODE END SysTick_IRQn 0 */
+ HAL_IncTick();
+ /* USER CODE BEGIN SysTick_IRQn 1 */
+
+ /* USER CODE END SysTick_IRQn 1 */
+}
+
+/******************************************************************************/
+/* STM32L1xx Peripheral Interrupt Handlers */
+/* Add here the Interrupt Handlers for the used peripherals. */
+/* For the available peripheral interrupt handler names, */
+/* please refer to the startup file (startup_stm32l1xx.s). */
+/******************************************************************************/
+
+/**
+ * @brief This function handles EXTI line[9:5] interrupts.
+ */
+void EXTI9_5_IRQHandler(void)
+{
+ /* USER CODE BEGIN EXTI9_5_IRQn 0 */
+
+ /* USER CODE END EXTI9_5_IRQn 0 */
+ HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
+ /* USER CODE BEGIN EXTI9_5_IRQn 1 */
+
+ /* USER CODE END EXTI9_5_IRQn 1 */
+}
+
+/**
+ * @brief This function handles TIM6 global interrupt.
+ */
+void TIM6_IRQHandler(void)
+{
+ /* USER CODE BEGIN TIM6_IRQn 0 */
+
+ /* USER CODE END TIM6_IRQn 0 */
+ HAL_TIM_IRQHandler(&htim6);
+ /* USER CODE BEGIN TIM6_IRQn 1 */
+
+ /* USER CODE END TIM6_IRQn 1 */
+}
+
+/* USER CODE BEGIN 1 */
+
+/* USER CODE END 1 */
diff --git a/DS_STM32_MARQUET/Core/Src/syscalls.c b/DS_STM32_MARQUET/Core/Src/syscalls.c
new file mode 100644
index 0000000..8884b5a
--- /dev/null
+++ b/DS_STM32_MARQUET/Core/Src/syscalls.c
@@ -0,0 +1,176 @@
+/**
+ ******************************************************************************
+ * @file syscalls.c
+ * @author Auto-generated by STM32CubeIDE
+ * @brief STM32CubeIDE Minimal System calls file
+ *
+ * For more information about which c-functions
+ * need which of these lowlevel functions
+ * please consult the Newlib libc-manual
+ ******************************************************************************
+ * @attention
+ *
+ * Copyright (c) 2020-2025 STMicroelectronics.
+ * All rights reserved.
+ *
+ * This software is licensed under terms that can be found in the LICENSE file
+ * in the root directory of this software component.
+ * If no LICENSE file comes with this software, it is provided AS-IS.
+ *
+ ******************************************************************************
+ */
+
+/* Includes */
+#include
+#include
+#include
+#include
+#include
+#include
+#include
+#include
+
+
+/* Variables */
+extern int __io_putchar(int ch) __attribute__((weak));
+extern int __io_getchar(void) __attribute__((weak));
+
+
+char *__env[1] = { 0 };
+char **environ = __env;
+
+
+/* Functions */
+void initialise_monitor_handles()
+{
+}
+
+int _getpid(void)
+{
+ return 1;
+}
+
+int _kill(int pid, int sig)
+{
+ (void)pid;
+ (void)sig;
+ errno = EINVAL;
+ return -1;
+}
+
+void _exit (int status)
+{
+ _kill(status, -1);
+ while (1) {} /* Make sure we hang here */
+}
+
+__attribute__((weak)) int _read(int file, char *ptr, int len)
+{
+ (void)file;
+ int DataIdx;
+
+ for (DataIdx = 0; DataIdx < len; DataIdx++)
+ {
+ *ptr++ = __io_getchar();
+ }
+
+ return len;
+}
+
+__attribute__((weak)) int _write(int file, char *ptr, int len)
+{
+ (void)file;
+ int DataIdx;
+
+ for (DataIdx = 0; DataIdx < len; DataIdx++)
+ {
+ __io_putchar(*ptr++);
+ }
+ return len;
+}
+
+int _close(int file)
+{
+ (void)file;
+ return -1;
+}
+
+
+int _fstat(int file, struct stat *st)
+{
+ (void)file;
+ st->st_mode = S_IFCHR;
+ return 0;
+}
+
+int _isatty(int file)
+{
+ (void)file;
+ return 1;
+}
+
+int _lseek(int file, int ptr, int dir)
+{
+ (void)file;
+ (void)ptr;
+ (void)dir;
+ return 0;
+}
+
+int _open(char *path, int flags, ...)
+{
+ (void)path;
+ (void)flags;
+ /* Pretend like we always fail */
+ return -1;
+}
+
+int _wait(int *status)
+{
+ (void)status;
+ errno = ECHILD;
+ return -1;
+}
+
+int _unlink(char *name)
+{
+ (void)name;
+ errno = ENOENT;
+ return -1;
+}
+
+int _times(struct tms *buf)
+{
+ (void)buf;
+ return -1;
+}
+
+int _stat(char *file, struct stat *st)
+{
+ (void)file;
+ st->st_mode = S_IFCHR;
+ return 0;
+}
+
+int _link(char *old, char *new)
+{
+ (void)old;
+ (void)new;
+ errno = EMLINK;
+ return -1;
+}
+
+int _fork(void)
+{
+ errno = EAGAIN;
+ return -1;
+}
+
+int _execve(char *name, char **argv, char **env)
+{
+ (void)name;
+ (void)argv;
+ (void)env;
+ errno = ENOMEM;
+ return -1;
+}
diff --git a/DS_STM32_MARQUET/Core/Src/sysmem.c b/DS_STM32_MARQUET/Core/Src/sysmem.c
new file mode 100644
index 0000000..5d9f7e6
--- /dev/null
+++ b/DS_STM32_MARQUET/Core/Src/sysmem.c
@@ -0,0 +1,79 @@
+/**
+ ******************************************************************************
+ * @file sysmem.c
+ * @author Generated by STM32CubeIDE
+ * @brief STM32CubeIDE System Memory calls file
+ *
+ * For more information about which C functions
+ * need which of these lowlevel functions
+ * please consult the newlib libc manual
+ ******************************************************************************
+ * @attention
+ *
+ * Copyright (c) 2025 STMicroelectronics.
+ * All rights reserved.
+ *
+ * This software is licensed under terms that can be found in the LICENSE file
+ * in the root directory of this software component.
+ * If no LICENSE file comes with this software, it is provided AS-IS.
+ *
+ ******************************************************************************
+ */
+
+/* Includes */
+#include
+#include
+
+/**
+ * Pointer to the current high watermark of the heap usage
+ */
+static uint8_t *__sbrk_heap_end = NULL;
+
+/**
+ * @brief _sbrk() allocates memory to the newlib heap and is used by malloc
+ * and others from the C library
+ *
+ * @verbatim
+ * ############################################################################
+ * # .data # .bss # newlib heap # MSP stack #
+ * # # # # Reserved by _Min_Stack_Size #
+ * ############################################################################
+ * ^-- RAM start ^-- _end _estack, RAM end --^
+ * @endverbatim
+ *
+ * This implementation starts allocating at the '_end' linker symbol
+ * The '_Min_Stack_Size' linker symbol reserves a memory for the MSP stack
+ * The implementation considers '_estack' linker symbol to be RAM end
+ * NOTE: If the MSP stack, at any point during execution, grows larger than the
+ * reserved size, please increase the '_Min_Stack_Size'.
+ *
+ * @param incr Memory size
+ * @return Pointer to allocated memory
+ */
+void *_sbrk(ptrdiff_t incr)
+{
+ extern uint8_t _end; /* Symbol defined in the linker script */
+ extern uint8_t _estack; /* Symbol defined in the linker script */
+ extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
+ const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
+ const uint8_t *max_heap = (uint8_t *)stack_limit;
+ uint8_t *prev_heap_end;
+
+ /* Initialize heap end at first call */
+ if (NULL == __sbrk_heap_end)
+ {
+ __sbrk_heap_end = &_end;
+ }
+
+ /* Protect heap from growing into the reserved MSP stack */
+ if (__sbrk_heap_end + incr > max_heap)
+ {
+ errno = ENOMEM;
+ return (void *)-1;
+ }
+
+ prev_heap_end = __sbrk_heap_end;
+ __sbrk_heap_end += incr;
+
+ return (void *)prev_heap_end;
+}
diff --git a/DS_STM32_MARQUET/Core/Src/system_stm32l1xx.c b/DS_STM32_MARQUET/Core/Src/system_stm32l1xx.c
new file mode 100644
index 0000000..093a38b
--- /dev/null
+++ b/DS_STM32_MARQUET/Core/Src/system_stm32l1xx.c
@@ -0,0 +1,428 @@
+/**
+ ******************************************************************************
+ * @file system_stm32l1xx.c
+ * @author MCD Application Team
+ * @brief CMSIS Cortex-M3 Device Peripheral Access Layer System Source File.
+ *
+ * This file provides two functions and one global variable to be called from
+ * user application:
+ * - SystemInit(): This function is called at startup just after reset and
+ * before branch to main program. This call is made inside
+ * the "startup_stm32l1xx.s" file.
+ *
+ * - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
+ * by the user application to setup the SysTick
+ * timer or configure other parameters.
+ *
+ * - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
+ * be called whenever the core clock is changed
+ * during program execution.
+ *
+ ******************************************************************************
+ * @attention
+ *
+ * Copyright (c) 2017-2021 STMicroelectronics.
+ * All rights reserved.
+ *
+ * This software is licensed under terms that can be found in the LICENSE file
+ * in the root directory of this software component.
+ * If no LICENSE file comes with this software, it is provided AS-IS.
+ *
+ ******************************************************************************
+ */
+
+/** @addtogroup CMSIS
+ * @{
+ */
+
+/** @addtogroup stm32l1xx_system
+ * @{
+ */
+
+/** @addtogroup STM32L1xx_System_Private_Includes
+ * @{
+ */
+
+#include "stm32l1xx.h"
+
+/**
+ * @}
+ */
+
+/** @addtogroup STM32L1xx_System_Private_TypesDefinitions
+ * @{
+ */
+
+/**
+ * @}
+ */
+
+/** @addtogroup STM32L1xx_System_Private_Defines
+ * @{
+ */
+#if !defined (HSE_VALUE)
+ #define HSE_VALUE ((uint32_t)8000000U) /*!< Default value of the External oscillator in Hz.
+ This value can be provided and adapted by the user application. */
+#endif /* HSE_VALUE */
+
+#if !defined (HSI_VALUE)
+ #define HSI_VALUE ((uint32_t)16000000U) /*!< Default value of the Internal oscillator in Hz.
+ This value can be provided and adapted by the user application. */
+#endif /* HSI_VALUE */
+
+/*!< Uncomment the following line if you need to use external SRAM mounted
+ on STM32L152D_EVAL board as data memory */
+/* #define DATA_IN_ExtSRAM */
+
+/* Note: Following vector table addresses must be defined in line with linker
+ configuration. */
+/*!< Uncomment the following line if you need to relocate the vector table
+ anywhere in Flash or Sram, else the vector table is kept at the automatic
+ remap of boot address selected */
+/* #define USER_VECT_TAB_ADDRESS */
+
+#if defined(USER_VECT_TAB_ADDRESS)
+/*!< Uncomment the following line if you need to relocate your vector Table
+ in Sram else user remap will be done in Flash. */
+/* #define VECT_TAB_SRAM */
+#if defined(VECT_TAB_SRAM)
+#define VECT_TAB_BASE_ADDRESS SRAM_BASE /*!< Vector Table base address field.
+ This value must be a multiple of 0x200. */
+#else
+#define VECT_TAB_BASE_ADDRESS FLASH_BASE /*!< Vector Table base address field.
+ This value must be a multiple of 0x200. */
+#endif /* VECT_TAB_SRAM */
+
+#if !defined(VECT_TAB_OFFSET)
+#define VECT_TAB_OFFSET 0x00000000U /*!< Vector Table offset field.
+ This value must be a multiple of 0x200. */
+#endif /* VECT_TAB_OFFSET */
+
+#endif /* USER_VECT_TAB_ADDRESS */
+
+/******************************************************************************/
+/**
+ * @}
+ */
+
+/** @addtogroup STM32L1xx_System_Private_Macros
+ * @{
+ */
+
+/**
+ * @}
+ */
+
+/** @addtogroup STM32L1xx_System_Private_Variables
+ * @{
+ */
+ /* This variable is updated in three ways:
+ 1) by calling CMSIS function SystemCoreClockUpdate()
+ 2) by calling HAL API function HAL_RCC_GetHCLKFreq()
+ 3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency
+ Note: If you use this function to configure the system clock; then there
+ is no need to call the 2 first functions listed above, since SystemCoreClock
+ variable is updated automatically.
+ */
+uint32_t SystemCoreClock = 2097000U;
+const uint8_t PLLMulTable[9] = {3U, 4U, 6U, 8U, 12U, 16U, 24U, 32U, 48U};
+const uint8_t AHBPrescTable[16] = {0U, 0U, 0U, 0U, 0U, 0U, 0U, 0U, 1U, 2U, 3U, 4U, 6U, 7U, 8U, 9U};
+const uint8_t APBPrescTable[8] = {0U, 0U, 0U, 0U, 1U, 2U, 3U, 4U};
+
+/**
+ * @}
+ */
+
+/** @addtogroup STM32L1xx_System_Private_FunctionPrototypes
+ * @{
+ */
+
+#if defined (STM32L151xD) || defined (STM32L152xD) || defined (STM32L162xD)
+#ifdef DATA_IN_ExtSRAM
+ static void SystemInit_ExtMemCtl(void);
+#endif /* DATA_IN_ExtSRAM */
+#endif /* STM32L151xD || STM32L152xD || STM32L162xD */
+
+/**
+ * @}
+ */
+
+/** @addtogroup STM32L1xx_System_Private_Functions
+ * @{
+ */
+
+/**
+ * @brief Setup the microcontroller system.
+ * Initialize the Embedded Flash Interface, the PLL and update the
+ * SystemCoreClock variable.
+ * @param None
+ * @retval None
+ */
+void SystemInit (void)
+{
+#ifdef DATA_IN_ExtSRAM
+ SystemInit_ExtMemCtl();
+#endif /* DATA_IN_ExtSRAM */
+
+ /* Configure the Vector Table location -------------------------------------*/
+#if defined(USER_VECT_TAB_ADDRESS)
+ SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
+#endif /* USER_VECT_TAB_ADDRESS */
+}
+
+/**
+ * @brief Update SystemCoreClock according to Clock Register Values
+ * The SystemCoreClock variable contains the core clock (HCLK), it can
+ * be used by the user application to setup the SysTick timer or configure
+ * other parameters.
+ *
+ * @note Each time the core clock (HCLK) changes, this function must be called
+ * to update SystemCoreClock variable value. Otherwise, any configuration
+ * based on this variable will be incorrect.
+ *
+ * @note - The system frequency computed by this function is not the real
+ * frequency in the chip. It is calculated based on the predefined
+ * constant and the selected clock source:
+ *
+ * - If SYSCLK source is MSI, SystemCoreClock will contain the MSI
+ * value as defined by the MSI range.
+ *
+ * - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
+ *
+ * - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
+ *
+ * - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**)
+ * or HSI_VALUE(*) multiplied/divided by the PLL factors.
+ *
+ * (*) HSI_VALUE is a constant defined in stm32l1xx.h file (default value
+ * 16 MHz) but the real value may vary depending on the variations
+ * in voltage and temperature.
+ *
+ * (**) HSE_VALUE is a constant defined in stm32l1xx.h file (default value
+ * 8 MHz), user has to ensure that HSE_VALUE is same as the real
+ * frequency of the crystal used. Otherwise, this function may
+ * have wrong result.
+ *
+ * - The result of this function could be not correct when using fractional
+ * value for HSE crystal.
+ * @param None
+ * @retval None
+ */
+void SystemCoreClockUpdate (void)
+{
+ uint32_t tmp = 0, pllmul = 0, plldiv = 0, pllsource = 0, msirange = 0;
+
+ /* Get SYSCLK source -------------------------------------------------------*/
+ tmp = RCC->CFGR & RCC_CFGR_SWS;
+
+ switch (tmp)
+ {
+ case 0x00: /* MSI used as system clock */
+ msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE) >> 13;
+ SystemCoreClock = (32768 * (1 << (msirange + 1)));
+ break;
+ case 0x04: /* HSI used as system clock */
+ SystemCoreClock = HSI_VALUE;
+ break;
+ case 0x08: /* HSE used as system clock */
+ SystemCoreClock = HSE_VALUE;
+ break;
+ case 0x0C: /* PLL used as system clock */
+ /* Get PLL clock source and multiplication factor ----------------------*/
+ pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
+ plldiv = RCC->CFGR & RCC_CFGR_PLLDIV;
+ pllmul = PLLMulTable[(pllmul >> 18)];
+ plldiv = (plldiv >> 22) + 1;
+
+ pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
+
+ if (pllsource == 0x00)
+ {
+ /* HSI oscillator clock selected as PLL clock entry */
+ SystemCoreClock = (((HSI_VALUE) * pllmul) / plldiv);
+ }
+ else
+ {
+ /* HSE selected as PLL clock entry */
+ SystemCoreClock = (((HSE_VALUE) * pllmul) / plldiv);
+ }
+ break;
+ default: /* MSI used as system clock */
+ msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE) >> 13;
+ SystemCoreClock = (32768 * (1 << (msirange + 1)));
+ break;
+ }
+ /* Compute HCLK clock frequency --------------------------------------------*/
+ /* Get HCLK prescaler */
+ tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
+ /* HCLK clock frequency */
+ SystemCoreClock >>= tmp;
+}
+
+#if defined (STM32L151xD) || defined (STM32L152xD) || defined (STM32L162xD)
+#ifdef DATA_IN_ExtSRAM
+/**
+ * @brief Setup the external memory controller.
+ * Called in SystemInit() function before jump to main.
+ * This function configures the external SRAM mounted on STM32L152D_EVAL board
+ * This SRAM will be used as program data memory (including heap and stack).
+ * @param None
+ * @retval None
+ */
+void SystemInit_ExtMemCtl(void)
+{
+ __IO uint32_t tmpreg = 0;
+
+ /* Flash 1 wait state */
+ FLASH->ACR |= FLASH_ACR_LATENCY;
+
+ /* Power enable */
+ RCC->APB1ENR |= RCC_APB1ENR_PWREN;
+
+ /* Delay after an RCC peripheral clock enabling */
+ tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_PWREN);
+
+ /* Select the Voltage Range 1 (1.8 V) */
+ PWR->CR = PWR_CR_VOS_0;
+
+ /* Wait Until the Voltage Regulator is ready */
+ while((PWR->CSR & PWR_CSR_VOSF) != RESET)
+ {
+ }
+
+/*-- GPIOs Configuration -----------------------------------------------------*/
+/*
+ +-------------------+--------------------+------------------+------------------+
+ + SRAM pins assignment +
+ +-------------------+--------------------+------------------+------------------+
+ | PD0 <-> FSMC_D2 | PE0 <-> FSMC_NBL0 | PF0 <-> FSMC_A0 | PG0 <-> FSMC_A10 |
+ | PD1 <-> FSMC_D3 | PE1 <-> FSMC_NBL1 | PF1 <-> FSMC_A1 | PG1 <-> FSMC_A11 |
+ | PD4 <-> FSMC_NOE | PE7 <-> FSMC_D4 | PF2 <-> FSMC_A2 | PG2 <-> FSMC_A12 |
+ | PD5 <-> FSMC_NWE | PE8 <-> FSMC_D5 | PF3 <-> FSMC_A3 | PG3 <-> FSMC_A13 |
+ | PD8 <-> FSMC_D13 | PE9 <-> FSMC_D6 | PF4 <-> FSMC_A4 | PG4 <-> FSMC_A14 |
+ | PD9 <-> FSMC_D14 | PE10 <-> FSMC_D7 | PF5 <-> FSMC_A5 | PG5 <-> FSMC_A15 |
+ | PD10 <-> FSMC_D15 | PE11 <-> FSMC_D8 | PF12 <-> FSMC_A6 | PG10<-> FSMC_NE2 |
+ | PD11 <-> FSMC_A16 | PE12 <-> FSMC_D9 | PF13 <-> FSMC_A7 |------------------+
+ | PD12 <-> FSMC_A17 | PE13 <-> FSMC_D10 | PF14 <-> FSMC_A8 |
+ | PD13 <-> FSMC_A18 | PE14 <-> FSMC_D11 | PF15 <-> FSMC_A9 |
+ | PD14 <-> FSMC_D0 | PE15 <-> FSMC_D12 |------------------+
+ | PD15 <-> FSMC_D1 |--------------------+
+ +-------------------+
+*/
+
+ /* Enable GPIOD, GPIOE, GPIOF and GPIOG interface clock */
+ RCC->AHBENR = 0x000080D8;
+
+ /* Delay after an RCC peripheral clock enabling */
+ tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_GPIODEN);
+
+ /* Connect PDx pins to FSMC Alternate function */
+ GPIOD->AFR[0] = 0x00CC00CC;
+ GPIOD->AFR[1] = 0xCCCCCCCC;
+ /* Configure PDx pins in Alternate function mode */
+ GPIOD->MODER = 0xAAAA0A0A;
+ /* Configure PDx pins speed to 40 MHz */
+ GPIOD->OSPEEDR = 0xFFFF0F0F;
+ /* Configure PDx pins Output type to push-pull */
+ GPIOD->OTYPER = 0x00000000;
+ /* No pull-up, pull-down for PDx pins */
+ GPIOD->PUPDR = 0x00000000;
+
+ /* Connect PEx pins to FSMC Alternate function */
+ GPIOE->AFR[0] = 0xC00000CC;
+ GPIOE->AFR[1] = 0xCCCCCCCC;
+ /* Configure PEx pins in Alternate function mode */
+ GPIOE->MODER = 0xAAAA800A;
+ /* Configure PEx pins speed to 40 MHz */
+ GPIOE->OSPEEDR = 0xFFFFC00F;
+ /* Configure PEx pins Output type to push-pull */
+ GPIOE->OTYPER = 0x00000000;
+ /* No pull-up, pull-down for PEx pins */
+ GPIOE->PUPDR = 0x00000000;
+
+ /* Connect PFx pins to FSMC Alternate function */
+ GPIOF->AFR[0] = 0x00CCCCCC;
+ GPIOF->AFR[1] = 0xCCCC0000;
+ /* Configure PFx pins in Alternate function mode */
+ GPIOF->MODER = 0xAA000AAA;
+ /* Configure PFx pins speed to 40 MHz */
+ GPIOF->OSPEEDR = 0xFF000FFF;
+ /* Configure PFx pins Output type to push-pull */
+ GPIOF->OTYPER = 0x00000000;
+ /* No pull-up, pull-down for PFx pins */
+ GPIOF->PUPDR = 0x00000000;
+
+ /* Connect PGx pins to FSMC Alternate function */
+ GPIOG->AFR[0] = 0x00CCCCCC;
+ GPIOG->AFR[1] = 0x00000C00;
+ /* Configure PGx pins in Alternate function mode */
+ GPIOG->MODER = 0x00200AAA;
+ /* Configure PGx pins speed to 40 MHz */
+ GPIOG->OSPEEDR = 0x00300FFF;
+ /* Configure PGx pins Output type to push-pull */
+ GPIOG->OTYPER = 0x00000000;
+ /* No pull-up, pull-down for PGx pins */
+ GPIOG->PUPDR = 0x00000000;
+
+/*-- FSMC Configuration ------------------------------------------------------*/
+ /* Enable the FSMC interface clock */
+ RCC->AHBENR = 0x400080D8;
+
+ /* Delay after an RCC peripheral clock enabling */
+ tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_FSMCEN);
+
+ (void)(tmpreg);
+
+ /* Configure and enable Bank1_SRAM3 */
+ FSMC_Bank1->BTCR[4] = 0x00001011;
+ FSMC_Bank1->BTCR[5] = 0x00000300;
+ FSMC_Bank1E->BWTR[4] = 0x0FFFFFFF;
+/*
+ Bank1_SRAM3 is configured as follow:
+
+ p.FSMC_AddressSetupTime = 0;
+ p.FSMC_AddressHoldTime = 0;
+ p.FSMC_DataSetupTime = 3;
+ p.FSMC_BusTurnAroundDuration = 0;
+ p.FSMC_CLKDivision = 0;
+ p.FSMC_DataLatency = 0;
+ p.FSMC_AccessMode = FSMC_AccessMode_A;
+
+ FSMC_NORSRAMInitStructure.FSMC_Bank = FSMC_Bank1_NORSRAM3;
+ FSMC_NORSRAMInitStructure.FSMC_DataAddressMux = FSMC_DataAddressMux_Disable;
+ FSMC_NORSRAMInitStructure.FSMC_MemoryType = FSMC_MemoryType_SRAM;
+ FSMC_NORSRAMInitStructure.FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_16b;
+ FSMC_NORSRAMInitStructure.FSMC_BurstAccessMode = FSMC_BurstAccessMode_Disable;
+ FSMC_NORSRAMInitStructure.FSMC_AsynchronousWait = FSMC_AsynchronousWait_Disable;
+ FSMC_NORSRAMInitStructure.FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low;
+ FSMC_NORSRAMInitStructure.FSMC_WrapMode = FSMC_WrapMode_Disable;
+ FSMC_NORSRAMInitStructure.FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
+ FSMC_NORSRAMInitStructure.FSMC_WriteOperation = FSMC_WriteOperation_Enable;
+ FSMC_NORSRAMInitStructure.FSMC_WaitSignal = FSMC_WaitSignal_Disable;
+ FSMC_NORSRAMInitStructure.FSMC_ExtendedMode = FSMC_ExtendedMode_Disable;
+ FSMC_NORSRAMInitStructure.FSMC_WriteBurst = FSMC_WriteBurst_Disable;
+ FSMC_NORSRAMInitStructure.FSMC_ReadWriteTimingStruct = &p;
+ FSMC_NORSRAMInitStructure.FSMC_WriteTimingStruct = &p;
+
+ FSMC_NORSRAMInit(&FSMC_NORSRAMInitStructure);
+
+ FSMC_NORSRAMCmd(FSMC_Bank1_NORSRAM3, ENABLE);
+*/
+
+}
+#endif /* DATA_IN_ExtSRAM */
+#endif /* STM32L151xD || STM32L152xD || STM32L162xD */
+
+/**
+ * @}
+ */
+
+/**
+ * @}
+ */
+
+/**
+ * @}
+ */
+
+
diff --git a/DS_STM32_MARQUET/Core/Startup/startup_stm32l152retx.s b/DS_STM32_MARQUET/Core/Startup/startup_stm32l152retx.s
new file mode 100644
index 0000000..d3dd841
--- /dev/null
+++ b/DS_STM32_MARQUET/Core/Startup/startup_stm32l152retx.s
@@ -0,0 +1,413 @@
+/**
+ ******************************************************************************
+ * @file startup_stm32l152xe.s
+ * @author MCD Application Team
+ * @brief STM32L152XE Devices vector table for GCC toolchain.
+ * This module performs:
+ * - Set the initial SP
+ * - Set the initial PC == Reset_Handler,
+ * - Set the vector table entries with the exceptions ISR address
+ * - Configure the clock system
+ * - Branches to main in the C library (which eventually
+ * calls main()).
+ * After Reset the Cortex-M3 processor is in Thread mode,
+ * priority is Privileged, and the Stack is set to Main.
+ ******************************************************************************
+ * @attention
+ *
+ * Copyright (c) 2017-2021 STMicroelectronics.
+ * All rights reserved.
+ *
+ * This software is licensed under terms that can be found in the LICENSE file
+ * in the root directory of this software component.
+ * If no LICENSE file comes with this software, it is provided AS-IS.
+ *
+ ******************************************************************************
+ */
+
+ .syntax unified
+ .cpu cortex-m3
+ .fpu softvfp
+ .thumb
+
+.global g_pfnVectors
+.global Default_Handler
+
+/* start address for the initialization values of the .data section.
+defined in linker script */
+.word _sidata
+/* start address for the .data section. defined in linker script */
+.word _sdata
+/* end address for the .data section. defined in linker script */
+.word _edata
+/* start address for the .bss section. defined in linker script */
+.word _sbss
+/* end address for the .bss section. defined in linker script */
+.word _ebss
+
+.equ BootRAM, 0xF108F85F
+/**
+ * @brief This is the code that gets called when the processor first
+ * starts execution following a reset event. Only the absolutely
+ * necessary set is performed, after which the application
+ * supplied main() routine is called.
+ * @param None
+ * @retval : None
+*/
+
+ .section .text.Reset_Handler
+ .weak Reset_Handler
+ .type Reset_Handler, %function
+Reset_Handler:
+
+
+/* Call the clock system initialization function.*/
+ bl SystemInit
+
+/* Copy the data segment initializers from flash to SRAM */
+ ldr r0, =_sdata
+ ldr r1, =_edata
+ ldr r2, =_sidata
+ movs r3, #0
+ b LoopCopyDataInit
+
+CopyDataInit:
+ ldr r4, [r2, r3]
+ str r4, [r0, r3]
+ adds r3, r3, #4
+
+LoopCopyDataInit:
+ adds r4, r0, r3
+ cmp r4, r1
+ bcc CopyDataInit
+
+/* Zero fill the bss segment. */
+ ldr r2, =_sbss
+ ldr r4, =_ebss
+ movs r3, #0
+ b LoopFillZerobss
+
+FillZerobss:
+ str r3, [r2]
+ adds r2, r2, #4
+
+LoopFillZerobss:
+ cmp r2, r4
+ bcc FillZerobss
+
+/* Call static constructors */
+ bl __libc_init_array
+/* Call the application's entry point.*/
+ bl main
+ bx lr
+.size Reset_Handler, .-Reset_Handler
+
+/**
+ * @brief This is the code that gets called when the processor receives an
+ * unexpected interrupt. This simply enters an infinite loop, preserving
+ * the system state for examination by a debugger.
+ *
+ * @param None
+ * @retval : None
+*/
+ .section .text.Default_Handler,"ax",%progbits
+Default_Handler:
+Infinite_Loop:
+ b Infinite_Loop
+ .size Default_Handler, .-Default_Handler
+/******************************************************************************
+*
+* The minimal vector table for a Cortex M3. Note that the proper constructs
+* must be placed on this to ensure that it ends up at physical address
+* 0x0000.0000.
+*
+******************************************************************************/
+ .section .isr_vector,"a",%progbits
+ .type g_pfnVectors, %object
+ .size g_pfnVectors, .-g_pfnVectors
+
+
+g_pfnVectors:
+ .word _estack
+ .word Reset_Handler
+ .word NMI_Handler
+ .word HardFault_Handler
+ .word MemManage_Handler
+ .word BusFault_Handler
+ .word UsageFault_Handler
+ .word 0
+ .word 0
+ .word 0
+ .word 0
+ .word SVC_Handler
+ .word DebugMon_Handler
+ .word 0
+ .word PendSV_Handler
+ .word SysTick_Handler
+ .word WWDG_IRQHandler
+ .word PVD_IRQHandler
+ .word TAMPER_STAMP_IRQHandler
+ .word RTC_WKUP_IRQHandler
+ .word FLASH_IRQHandler
+ .word RCC_IRQHandler
+ .word EXTI0_IRQHandler
+ .word EXTI1_IRQHandler
+ .word EXTI2_IRQHandler
+ .word EXTI3_IRQHandler
+ .word EXTI4_IRQHandler
+ .word DMA1_Channel1_IRQHandler
+ .word DMA1_Channel2_IRQHandler
+ .word DMA1_Channel3_IRQHandler
+ .word DMA1_Channel4_IRQHandler
+ .word DMA1_Channel5_IRQHandler
+ .word DMA1_Channel6_IRQHandler
+ .word DMA1_Channel7_IRQHandler
+ .word ADC1_IRQHandler
+ .word USB_HP_IRQHandler
+ .word USB_LP_IRQHandler
+ .word DAC_IRQHandler
+ .word COMP_IRQHandler
+ .word EXTI9_5_IRQHandler
+ .word LCD_IRQHandler
+ .word TIM9_IRQHandler
+ .word TIM10_IRQHandler
+ .word TIM11_IRQHandler
+ .word TIM2_IRQHandler
+ .word TIM3_IRQHandler
+ .word TIM4_IRQHandler
+ .word I2C1_EV_IRQHandler
+ .word I2C1_ER_IRQHandler
+ .word I2C2_EV_IRQHandler
+ .word I2C2_ER_IRQHandler
+ .word SPI1_IRQHandler
+ .word SPI2_IRQHandler
+ .word USART1_IRQHandler
+ .word USART2_IRQHandler
+ .word USART3_IRQHandler
+ .word EXTI15_10_IRQHandler
+ .word RTC_Alarm_IRQHandler
+ .word USB_FS_WKUP_IRQHandler
+ .word TIM6_IRQHandler
+ .word TIM7_IRQHandler
+ .word 0
+ .word TIM5_IRQHandler
+ .word SPI3_IRQHandler
+ .word UART4_IRQHandler
+ .word UART5_IRQHandler
+ .word DMA2_Channel1_IRQHandler
+ .word DMA2_Channel2_IRQHandler
+ .word DMA2_Channel3_IRQHandler
+ .word DMA2_Channel4_IRQHandler
+ .word DMA2_Channel5_IRQHandler
+ .word 0
+ .word COMP_ACQ_IRQHandler
+ .word 0
+ .word 0
+ .word 0
+ .word 0
+ .word 0
+ .word BootRAM /* @0x108. This is for boot in RAM mode for
+ STM32L152XE devices. */
+
+/*******************************************************************************
+*
+* Provide weak aliases for each Exception handler to the Default_Handler.
+* As they are weak aliases, any function with the same name will override
+* this definition.
+*
+*******************************************************************************/
+
+ .weak NMI_Handler
+ .thumb_set NMI_Handler,Default_Handler
+
+ .weak HardFault_Handler
+ .thumb_set HardFault_Handler,Default_Handler
+
+ .weak MemManage_Handler
+ .thumb_set MemManage_Handler,Default_Handler
+
+ .weak BusFault_Handler
+ .thumb_set BusFault_Handler,Default_Handler
+
+ .weak UsageFault_Handler
+ .thumb_set UsageFault_Handler,Default_Handler
+
+ .weak SVC_Handler
+ .thumb_set SVC_Handler,Default_Handler
+
+ .weak DebugMon_Handler
+ .thumb_set DebugMon_Handler,Default_Handler
+
+ .weak PendSV_Handler
+ .thumb_set PendSV_Handler,Default_Handler
+
+ .weak SysTick_Handler
+ .thumb_set SysTick_Handler,Default_Handler
+
+ .weak WWDG_IRQHandler
+ .thumb_set WWDG_IRQHandler,Default_Handler
+
+ .weak PVD_IRQHandler
+ .thumb_set PVD_IRQHandler,Default_Handler
+
+ .weak TAMPER_STAMP_IRQHandler
+ .thumb_set TAMPER_STAMP_IRQHandler,Default_Handler
+
+ .weak RTC_WKUP_IRQHandler
+ .thumb_set RTC_WKUP_IRQHandler,Default_Handler
+
+ .weak FLASH_IRQHandler
+ .thumb_set FLASH_IRQHandler,Default_Handler
+
+ .weak RCC_IRQHandler
+ .thumb_set RCC_IRQHandler,Default_Handler
+
+ .weak EXTI0_IRQHandler
+ .thumb_set EXTI0_IRQHandler,Default_Handler
+
+ .weak EXTI1_IRQHandler
+ .thumb_set EXTI1_IRQHandler,Default_Handler
+
+ .weak EXTI2_IRQHandler
+ .thumb_set EXTI2_IRQHandler,Default_Handler
+
+ .weak EXTI3_IRQHandler
+ .thumb_set EXTI3_IRQHandler,Default_Handler
+
+ .weak EXTI4_IRQHandler
+ .thumb_set EXTI4_IRQHandler,Default_Handler
+
+ .weak DMA1_Channel1_IRQHandler
+ .thumb_set DMA1_Channel1_IRQHandler,Default_Handler
+
+ .weak DMA1_Channel2_IRQHandler
+ .thumb_set DMA1_Channel2_IRQHandler,Default_Handler
+
+ .weak DMA1_Channel3_IRQHandler
+ .thumb_set DMA1_Channel3_IRQHandler,Default_Handler
+
+ .weak DMA1_Channel4_IRQHandler
+ .thumb_set DMA1_Channel4_IRQHandler,Default_Handler
+
+ .weak DMA1_Channel5_IRQHandler
+ .thumb_set DMA1_Channel5_IRQHandler,Default_Handler
+
+ .weak DMA1_Channel6_IRQHandler
+ .thumb_set DMA1_Channel6_IRQHandler,Default_Handler
+
+ .weak DMA1_Channel7_IRQHandler
+ .thumb_set DMA1_Channel7_IRQHandler,Default_Handler
+
+ .weak ADC1_IRQHandler
+ .thumb_set ADC1_IRQHandler,Default_Handler
+
+ .weak USB_HP_IRQHandler
+ .thumb_set USB_HP_IRQHandler,Default_Handler
+
+ .weak USB_LP_IRQHandler
+ .thumb_set USB_LP_IRQHandler,Default_Handler
+
+ .weak DAC_IRQHandler
+ .thumb_set DAC_IRQHandler,Default_Handler
+
+ .weak COMP_IRQHandler
+ .thumb_set COMP_IRQHandler,Default_Handler
+
+ .weak EXTI9_5_IRQHandler
+ .thumb_set EXTI9_5_IRQHandler,Default_Handler
+
+ .weak LCD_IRQHandler
+ .thumb_set LCD_IRQHandler,Default_Handler
+
+ .weak TIM9_IRQHandler
+ .thumb_set TIM9_IRQHandler,Default_Handler
+
+ .weak TIM10_IRQHandler
+ .thumb_set TIM10_IRQHandler,Default_Handler
+
+ .weak TIM11_IRQHandler
+ .thumb_set TIM11_IRQHandler,Default_Handler
+
+ .weak TIM2_IRQHandler
+ .thumb_set TIM2_IRQHandler,Default_Handler
+
+ .weak TIM3_IRQHandler
+ .thumb_set TIM3_IRQHandler,Default_Handler
+
+ .weak TIM4_IRQHandler
+ .thumb_set TIM4_IRQHandler,Default_Handler
+
+ .weak I2C1_EV_IRQHandler
+ .thumb_set I2C1_EV_IRQHandler,Default_Handler
+
+ .weak I2C1_ER_IRQHandler
+ .thumb_set I2C1_ER_IRQHandler,Default_Handler
+
+ .weak I2C2_EV_IRQHandler
+ .thumb_set I2C2_EV_IRQHandler,Default_Handler
+
+ .weak I2C2_ER_IRQHandler
+ .thumb_set I2C2_ER_IRQHandler,Default_Handler
+
+ .weak SPI1_IRQHandler
+ .thumb_set SPI1_IRQHandler,Default_Handler
+
+ .weak SPI2_IRQHandler
+ .thumb_set SPI2_IRQHandler,Default_Handler
+
+ .weak USART1_IRQHandler
+ .thumb_set USART1_IRQHandler,Default_Handler
+
+ .weak USART2_IRQHandler
+ .thumb_set USART2_IRQHandler,Default_Handler
+
+ .weak USART3_IRQHandler
+ .thumb_set USART3_IRQHandler,Default_Handler
+
+ .weak EXTI15_10_IRQHandler
+ .thumb_set EXTI15_10_IRQHandler,Default_Handler
+
+ .weak RTC_Alarm_IRQHandler
+ .thumb_set RTC_Alarm_IRQHandler,Default_Handler
+
+ .weak USB_FS_WKUP_IRQHandler
+ .thumb_set USB_FS_WKUP_IRQHandler,Default_Handler
+
+ .weak TIM6_IRQHandler
+ .thumb_set TIM6_IRQHandler,Default_Handler
+
+ .weak TIM7_IRQHandler
+ .thumb_set TIM7_IRQHandler,Default_Handler
+
+ .weak TIM5_IRQHandler
+ .thumb_set TIM5_IRQHandler,Default_Handler
+
+ .weak SPI3_IRQHandler
+ .thumb_set SPI3_IRQHandler,Default_Handler
+
+ .weak UART4_IRQHandler
+ .thumb_set UART4_IRQHandler,Default_Handler
+
+ .weak UART5_IRQHandler
+ .thumb_set UART5_IRQHandler,Default_Handler
+
+ .weak DMA2_Channel1_IRQHandler
+ .thumb_set DMA2_Channel1_IRQHandler,Default_Handler
+
+ .weak DMA2_Channel2_IRQHandler
+ .thumb_set DMA2_Channel2_IRQHandler,Default_Handler
+
+ .weak DMA2_Channel3_IRQHandler
+ .thumb_set DMA2_Channel3_IRQHandler,Default_Handler
+
+ .weak DMA2_Channel4_IRQHandler
+ .thumb_set DMA2_Channel4_IRQHandler,Default_Handler
+
+ .weak DMA2_Channel5_IRQHandler
+ .thumb_set DMA2_Channel5_IRQHandler,Default_Handler
+
+ .weak COMP_ACQ_IRQHandler
+ .thumb_set COMP_ACQ_IRQHandler,Default_Handler
+
+
+
diff --git a/DS_STM32_MARQUET/DS_STM32_MARQUET Debug.launch b/DS_STM32_MARQUET/DS_STM32_MARQUET Debug.launch
new file mode 100644
index 0000000..c0caa4e
--- /dev/null
+++ b/DS_STM32_MARQUET/DS_STM32_MARQUET Debug.launch
@@ -0,0 +1,85 @@
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/DS_STM32_MARQUET/DS_STM32_MARQUET.ioc b/DS_STM32_MARQUET/DS_STM32_MARQUET.ioc
new file mode 100644
index 0000000..cde3775
--- /dev/null
+++ b/DS_STM32_MARQUET/DS_STM32_MARQUET.ioc
@@ -0,0 +1,190 @@
+#MicroXplorer Configuration settings - do not modify
+ADC.Channel-0\#ChannelRegularConversion=ADC_CHANNEL_0
+ADC.IPParameters=Rank-0\#ChannelRegularConversion,Channel-0\#ChannelRegularConversion,SamplingTime-0\#ChannelRegularConversion,NbrOfConversionFlag
+ADC.NbrOfConversionFlag=1
+ADC.Rank-0\#ChannelRegularConversion=1
+ADC.SamplingTime-0\#ChannelRegularConversion=ADC_SAMPLETIME_4CYCLES
+CAD.formats=
+CAD.pinconfig=
+CAD.provider=
+File.Version=6
+GPIO.groupedBy=Group By Peripherals
+KeepUserPlacement=false
+Mcu.CPN=STM32L152RET6
+Mcu.Family=STM32L1
+Mcu.IP0=ADC
+Mcu.IP1=NVIC
+Mcu.IP2=RCC
+Mcu.IP3=SPI1
+Mcu.IP4=SYS
+Mcu.IP5=TIM3
+Mcu.IP6=TIM6
+Mcu.IPNb=7
+Mcu.Name=STM32L152RETx
+Mcu.Package=LQFP64
+Mcu.Pin0=PC0
+Mcu.Pin1=PC1
+Mcu.Pin10=PB13
+Mcu.Pin11=PC9
+Mcu.Pin12=PA11
+Mcu.Pin13=PA12
+Mcu.Pin14=PD2
+Mcu.Pin15=PB8
+Mcu.Pin16=VP_SYS_VS_Systick
+Mcu.Pin17=VP_TIM3_VS_ClockSourceINT
+Mcu.Pin18=VP_TIM6_VS_ClockSourceINT
+Mcu.Pin2=PC2
+Mcu.Pin3=PC3
+Mcu.Pin4=PA0-WKUP1
+Mcu.Pin5=PA5
+Mcu.Pin6=PA6
+Mcu.Pin7=PA7
+Mcu.Pin8=PB1
+Mcu.Pin9=PB12
+Mcu.PinsNb=19
+Mcu.ThirdPartyNb=0
+Mcu.UserConstants=
+Mcu.UserName=STM32L152RETx
+MxCube.Version=6.14.1
+MxDb.Version=DB.6.0.141
+NVIC.BusFault_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false
+NVIC.DebugMonitor_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false
+NVIC.EXTI9_5_IRQn=true\:0\:0\:false\:false\:true\:true\:true\:true
+NVIC.ForceEnableDMAVector=true
+NVIC.HardFault_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false
+NVIC.MemoryManagement_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false
+NVIC.NonMaskableInt_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false
+NVIC.PendSV_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false
+NVIC.PriorityGroup=NVIC_PRIORITYGROUP_4
+NVIC.SVC_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:true
+NVIC.SysTick_IRQn=true\:15\:0\:false\:false\:true\:false\:true\:false
+NVIC.TIM6_IRQn=true\:0\:0\:false\:false\:true\:true\:true\:true
+NVIC.UsageFault_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false
+PA0-WKUP1.Locked=true
+PA0-WKUP1.Mode=IN0
+PA0-WKUP1.Signal=ADC_IN0
+PA11.Locked=true
+PA11.Signal=GPIO_Input
+PA12.Locked=true
+PA12.Signal=GPIO_Input
+PA5.Locked=true
+PA5.Mode=Full_Duplex_Master
+PA5.Signal=SPI1_SCK
+PA6.Locked=true
+PA6.Mode=Full_Duplex_Master
+PA6.Signal=SPI1_MISO
+PA7.Locked=true
+PA7.Mode=Full_Duplex_Master
+PA7.Signal=SPI1_MOSI
+PB1.Locked=true
+PB1.Signal=S_TIM3_CH4
+PB12.Locked=true
+PB12.Signal=GPIO_Output
+PB13.Locked=true
+PB13.Signal=GPIO_Output
+PB8.Locked=true
+PB8.Signal=I2C1_SCL
+PC0.Locked=true
+PC0.Signal=GPIO_Output
+PC1.GPIOParameters=PinState
+PC1.Locked=true
+PC1.PinState=GPIO_PIN_SET
+PC1.Signal=GPIO_Output
+PC2.GPIOParameters=PinState
+PC2.Locked=true
+PC2.PinState=GPIO_PIN_SET
+PC2.Signal=GPIO_Output
+PC3.GPIOParameters=PinState
+PC3.Locked=true
+PC3.PinState=GPIO_PIN_SET
+PC3.Signal=GPIO_Output
+PC9.Locked=true
+PC9.Signal=GPXTI9
+PD2.GPIOParameters=PinState
+PD2.Locked=true
+PD2.PinState=GPIO_PIN_SET
+PD2.Signal=GPIO_Output
+PinOutPanel.RotationAngle=0
+ProjectManager.AskForMigrate=true
+ProjectManager.BackupPrevious=false
+ProjectManager.CompilerLinker=GCC
+ProjectManager.CompilerOptimize=6
+ProjectManager.ComputerToolchain=false
+ProjectManager.CoupleFile=false
+ProjectManager.CustomerFirmwarePackage=
+ProjectManager.DefaultFWLocation=true
+ProjectManager.DeletePrevious=true
+ProjectManager.DeviceId=STM32L152RETx
+ProjectManager.FirmwarePackage=STM32Cube FW_L1 V1.10.5
+ProjectManager.FreePins=false
+ProjectManager.HalAssertFull=false
+ProjectManager.HeapSize=0x200
+ProjectManager.KeepUserCode=true
+ProjectManager.LastFirmware=true
+ProjectManager.LibraryCopy=1
+ProjectManager.MainLocation=Core/Src
+ProjectManager.NoMain=false
+ProjectManager.PreviousToolchain=
+ProjectManager.ProjectBuild=false
+ProjectManager.ProjectFileName=DS_STM32_MARQUET.ioc
+ProjectManager.ProjectName=DS_STM32_MARQUET
+ProjectManager.ProjectStructure=
+ProjectManager.RegisterCallBack=
+ProjectManager.StackSize=0x400
+ProjectManager.TargetToolchain=STM32CubeIDE
+ProjectManager.ToolChainLocation=
+ProjectManager.UAScriptAfterPath=
+ProjectManager.UAScriptBeforePath=
+ProjectManager.UnderRoot=true
+ProjectManager.functionlistsort=1-SystemClock_Config-RCC-false-HAL-false,2-MX_GPIO_Init-GPIO-false-HAL-true,3-MX_SPI1_Init-SPI1-false-HAL-true,4-MX_TIM3_Init-TIM3-false-HAL-true,5-MX_TIM6_Init-TIM6-false-HAL-true
+RCC.AHBFreq_Value=16000000
+RCC.APB1Freq_Value=16000000
+RCC.APB1TimFreq_Value=16000000
+RCC.APB2Freq_Value=16000000
+RCC.APB2TimFreq_Value=16000000
+RCC.FCLKCortexFreq_Value=16000000
+RCC.FamilyName=M
+RCC.HCLKFreq_Value=16000000
+RCC.HSE_VALUE=24000000
+RCC.HSI_VALUE=16000000
+RCC.IPParameters=AHBFreq_Value,APB1Freq_Value,APB1TimFreq_Value,APB2Freq_Value,APB2TimFreq_Value,FCLKCortexFreq_Value,FamilyName,HCLKFreq_Value,HSE_VALUE,HSI_VALUE,LSE_VALUE,LSI_VALUE,MCOPinFreq_Value,MSI_VALUE,PLLCLKFreq_Value,PWRFreq_Value,RTCFreq_Value,RTCHSEDivFreq_Value,SYSCLKFreq_VALUE,SYSCLKSource,TIMFreq_Value,TimerFreq_Value,VCOOutputFreq_Value
+RCC.LSE_VALUE=32768
+RCC.LSI_VALUE=37000
+RCC.MCOPinFreq_Value=16000000
+RCC.MSI_VALUE=2097000
+RCC.PLLCLKFreq_Value=24000000
+RCC.PWRFreq_Value=16000000
+RCC.RTCFreq_Value=37000
+RCC.RTCHSEDivFreq_Value=12000000
+RCC.SYSCLKFreq_VALUE=16000000
+RCC.SYSCLKSource=RCC_SYSCLKSOURCE_HSI
+RCC.TIMFreq_Value=16000000
+RCC.TimerFreq_Value=16000000
+RCC.VCOOutputFreq_Value=48000000
+SH.GPXTI9.0=GPIO_EXTI9
+SH.GPXTI9.ConfNb=1
+SH.S_TIM3_CH4.0=TIM3_CH4,PWM Generation4 CH4
+SH.S_TIM3_CH4.ConfNb=1
+SPI1.CalculateBaudRate=8.0 MBits/s
+SPI1.Direction=SPI_DIRECTION_2LINES
+SPI1.IPParameters=VirtualType,Mode,Direction,CalculateBaudRate
+SPI1.Mode=SPI_MODE_MASTER
+SPI1.VirtualType=VM_MASTER
+TIM3.AutoReloadPreload=TIM_AUTORELOAD_PRELOAD_ENABLE
+TIM3.Channel-PWM\ Generation4\ CH4=TIM_CHANNEL_4
+TIM3.IPParameters=Channel-PWM Generation4 CH4,Prescaler,Period,AutoReloadPreload,Pulse-PWM Generation4 CH4
+TIM3.Period=16000-1
+TIM3.Prescaler=20-1
+TIM3.Pulse-PWM\ Generation4\ CH4=16000
+TIM6.AutoReloadPreload=TIM_AUTORELOAD_PRELOAD_ENABLE
+TIM6.IPParameters=AutoReloadPreload,Period,Prescaler
+TIM6.Period=16000-1
+TIM6.Prescaler=100-1
+VP_SYS_VS_Systick.Mode=SysTick
+VP_SYS_VS_Systick.Signal=SYS_VS_Systick
+VP_TIM3_VS_ClockSourceINT.Mode=Internal
+VP_TIM3_VS_ClockSourceINT.Signal=TIM3_VS_ClockSourceINT
+VP_TIM6_VS_ClockSourceINT.Mode=Enable_Timer
+VP_TIM6_VS_ClockSourceINT.Signal=TIM6_VS_ClockSourceINT
+board=custom
+isbadioc=false
diff --git a/DS_STM32_MARQUET/Debug/Core/Src/main.cyclo b/DS_STM32_MARQUET/Debug/Core/Src/main.cyclo
new file mode 100644
index 0000000..2371098
--- /dev/null
+++ b/DS_STM32_MARQUET/Debug/Core/Src/main.cyclo
@@ -0,0 +1,9 @@
+../Core/Src/main.c:87:5:main 1
+../Core/Src/main.c:182:6:SystemClock_Config 3
+../Core/Src/main.c:223:13:MX_ADC_Init 3
+../Core/Src/main.c:278:13:MX_SPI1_Init 2
+../Core/Src/main.c:316:13:MX_TIM3_Init 6
+../Core/Src/main.c:375:13:MX_TIM6_Init 3
+../Core/Src/main.c:413:13:MX_GPIO_Init 1
+../Core/Src/main.c:501:6:HAL_TIM_PeriodElapsedCallback 3
+../Core/Src/main.c:522:6:Error_Handler 1
diff --git a/DS_STM32_MARQUET/Debug/Core/Src/main.d b/DS_STM32_MARQUET/Debug/Core/Src/main.d
new file mode 100644
index 0000000..3e86bd2
--- /dev/null
+++ b/DS_STM32_MARQUET/Debug/Core/Src/main.d
@@ -0,0 +1,63 @@
+Core/Src/main.o: ../Core/Src/main.c ../Core/Inc/main.h \
+ ../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal.h \
+ ../Core/Inc/stm32l1xx_hal_conf.h \
+ ../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_rcc.h \
+ ../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_def.h \
+ ../Drivers/CMSIS/Device/ST/STM32L1xx/Include/stm32l1xx.h \
+ ../Drivers/CMSIS/Device/ST/STM32L1xx/Include/stm32l152xe.h \
+ ../Drivers/CMSIS/Include/core_cm3.h \
+ ../Drivers/CMSIS/Include/cmsis_version.h \
+ ../Drivers/CMSIS/Include/cmsis_compiler.h \
+ ../Drivers/CMSIS/Include/cmsis_gcc.h \
+ ../Drivers/CMSIS/Include/mpu_armv7.h \
+ ../Drivers/CMSIS/Device/ST/STM32L1xx/Include/system_stm32l1xx.h \
+ ../Drivers/STM32L1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \
+ ../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_rcc_ex.h \
+ ../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_gpio.h \
+ ../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_gpio_ex.h \
+ ../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_dma.h \
+ ../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_cortex.h \
+ ../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_adc.h \
+ ../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_adc_ex.h \
+ ../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_flash.h \
+ ../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_flash_ex.h \
+ ../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_flash_ramfunc.h \
+ ../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_pwr.h \
+ ../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_pwr_ex.h \
+ ../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_spi.h \
+ ../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_tim.h \
+ ../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_tim_ex.h \
+ ../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_exti.h \
+ ../Drivers/7Seg_MAX7219/max7219.h ../Drivers/TFT_ST7735/fonc_tft.h
+../Core/Inc/main.h:
+../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal.h:
+../Core/Inc/stm32l1xx_hal_conf.h:
+../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_rcc.h:
+../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_def.h:
+../Drivers/CMSIS/Device/ST/STM32L1xx/Include/stm32l1xx.h:
+../Drivers/CMSIS/Device/ST/STM32L1xx/Include/stm32l152xe.h:
+../Drivers/CMSIS/Include/core_cm3.h:
+../Drivers/CMSIS/Include/cmsis_version.h:
+../Drivers/CMSIS/Include/cmsis_compiler.h:
+../Drivers/CMSIS/Include/cmsis_gcc.h:
+../Drivers/CMSIS/Include/mpu_armv7.h:
+../Drivers/CMSIS/Device/ST/STM32L1xx/Include/system_stm32l1xx.h:
+../Drivers/STM32L1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h:
+../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_rcc_ex.h:
+../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_gpio.h:
+../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_gpio_ex.h:
+../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_dma.h:
+../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_cortex.h:
+../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_adc.h:
+../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_adc_ex.h:
+../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_flash.h:
+../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_flash_ex.h:
+../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_flash_ramfunc.h:
+../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_pwr.h:
+../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_pwr_ex.h:
+../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_spi.h:
+../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_tim.h:
+../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_tim_ex.h:
+../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_exti.h:
+../Drivers/7Seg_MAX7219/max7219.h:
+../Drivers/TFT_ST7735/fonc_tft.h:
diff --git a/DS_STM32_MARQUET/Debug/Core/Src/main.o b/DS_STM32_MARQUET/Debug/Core/Src/main.o
new file mode 100644
index 0000000000000000000000000000000000000000..2a9462edea2bb20e723a1e44af4f47409784df0f
GIT binary patch
literal 788640
zcmZ_01zc6x_Xm37p1yJJ1r-bgv1@Ea9Yw{?F-FH4jF~ZK%o$t277I`b2}LXvLB+sA
zL~K#8ySoEydEa#|{(kfSz4!RYS$p-``|Pu0?Tyo0c4)=2Ec5+`WhyfN#TaJ7OO04U
z9YdfZvx-@1@Y@1!hhLIykKYc3<&J=z3d@}VyA+mx0_<8??grSsu-pUi=fZMNz+Q#r
zUjTa-miqwqEiCr~>|a>^70|!1JOFTDVR;bX;KK56fWH@({{S3PSRM*Etgt*Ba71Bw
zB;cQg<-Y(&6_!T>jwvjU1sqpc9uN3;Vfi1x35Df}fRhT#lL4m`mZt(vD=be33@9uI
z0tOY9X8_JDEYAX*U09w2IJdAo4{&~AIT&z3VR<3oqQdfGz$Jy{5WvvFav0#!!tye}
z<@gQQ&LkJS|5ot-_iJiH9J3d1Kqmd`Lna++#!tZZ&=e+FdhN>BDZ_ZVwIazzt(Y>!
z{d@aI`CsubKESn
zwmnm(w|^Ntqx`+_yy9OP&*B3-h(4es(Fc?uIwA#qpc|euK9uz=+MX>FHPF?-s(L!w
z>t%WmvIC16WHV@uJuOCi{3{wn%oax6sFZsv;eYw*x-(j8xw0(cWs-}vcSDRt+jo8!
zG^V#dd5iLQ;CaQLd=(!+zIqR^g3pYJ8ek^Q0F^ic72*t(@QfNLwpYts8R&dZ|B5Fa
zEki#w$k%-1J-PAFEqpi9YrPQr_ZzF$z8WH`(%uEFR++5(S8U%RfBL{H{^iNYDwKA7+
zZzcVY-1pvC@xN_qqCOBreW0)h7HMAub#ZAw2z8-Wjq=wE>tZ!(@&A5g3DWrmp{L)8YfVx4$~HTe}voO#ImaKcUQ{gx))}6UrSyXF+do
z&{_Vo|K}lXP;L!62YO3`&hdNv_Y7%{ax>6n(3=``nV;-Gc?eU6^=fRy#+I>q`4}ap
zOy_sLKh-a!n!M^6C7bc3?Lk|A#&4s6^rgACs%G#Y-;KV*|K*l16lw*)qN7lYM>LQwj7Tvg7>pmqJn8FqKAH5wH=E8h
z;CvYwzb5>e@yl>%``LKU6VM(dhLma-*1S$msX{-KMi)0qe5=pnKTl<FsZ8>i9T<-=N_H)Z$&+DCBvL9IGh?Zp7bM0pOlHi6)_)&nVJ9Y2z9l`a
zm9iyfjCEI0kr``!uti|TS;NnX%y?_8i@^MC4KBtoldYFVnV2coG1pDZH0#OfGBcfX
zw~A<&f?rvN<>I@D49DGRAuv1_@s>rq{hlo{0_XFqz=+)59x@|wd)M-4(=HVxM&U9B
zbBxMm4CEM%+u2J*8-Ls?G8S%CGRs)Gu6_(-p@yT`j^hrMXojdB&4-JIpg)+@b~eqBu!s8E?+dDllca(zivX9Jiww$CT%;6%&~X
z+|>aRQ<39FNlYb9&l8x+T2M@fP4+E#%+eF$(1>5
zVrp^zQ(2}qceTF2)Zs==lbE_(|6e$!9#`|ez%*bitXOxq#0c^>iQ(t*mGPQ{D@hz<
zs^WG5@5jQ*jgC<32#q&zj4-9X#F%{CUlE6snoS4CBs5A!b1z8|7*l6=l>^5lH9=ci
zWFa>Q0=|FH#VD)1Oq9_o+D(9fq1f42w7_&W%V}Q5y3hGsi=1#WW9k@WvlK+
zzusUVHQ1VjBpOH^wjLoH4Wt3vh>%SN(wOxnB*{R0*{Rh;hTm);er(Dvbm?RRX~S+O
zB*j2FupW2tvbGpV7xo5mwi-xx-4D@hGs?YKGgUOzK>9L52wo$Ac+tQnn
zzgzS95&o1yYmA!F9WAJ`A4sDr-<>@G4gP92JpTM$BclyG_AJ!kyKI7sUQSHrfBps5
zesN-Eu`N}zw-eLF&V==GVy^rQ1-0($#N7D!X3*>B#7c_IT0ycuYd-_$o?`Q^zc`SiBTWEMZH$Cw@IM^
zzm~oEU15Ep0v|RSA#EsB;A4lQ2@;){EVgJ1V;h~AnNK)E{ltms{OFfx!6YZ<$`{4R
z!f$qBZv5u!kW6-BC3(#Qyc8$q$$wo3e_NbbS$N7b?M|!?qYkNw9D~J
z`EuMw>3c*KoH7(2BC6=bO#HT~(68jgWZvU6JXLmLW+U1vPDB@5wnn&BotP^>c`15g
zH7DlA2NG7@iIwCNGhpNgC*~=(=+vFzYdEp8VwY|$7`~X$xFUK_q{
z8C15R6YC&$2CI=1>B6YZF-`J~xv6-CW{HM*apxH{9(RvNnL7)sEF(mAU>R{YzY`3L
zY)bf>EtHii$TFl{?D&+q^l;4i+@^RIQ?TDwybnfr;m$BpRsJsYoW`YE)kvYy0-Cdz
zV%CIlpK$^s)#Y8mP;~jx-+=6i_W~n7F;kN;tPL}~{M$JpwQB902I59K-DgsVq
zC#LhouL9GYm@Cf}#rnbO#N7D7&A_uev66h>7+7(2VxD4`4jmY|7+aKTRF+ZG4}s~<
z1_86X${y@!#K&iz;27D{slo8!VG!|lVkZ81XV@<9#AH4k834JG6EpKlB}i6vVmhP#
znS+{DXT4z3L3R~a<%g4idY7SpGD^+D`g@mW(K62ZvuEl+tiH4QY=Mu!C=Ct7%$}%d
zVw4{ZL}!F|Peev($_K%k^BpQJU!%+g-=z)`zQ*Vv^W$YkX~SP4*Co~J15`A9l|ekC
z)-cR4Y?0L%LBG3hKAvUN@2*!CO&^~*eoQ43wO6t3!P7;t4jZ!brz5Cih0Ws76GJM~V(@SRMr}s$z<8#1xf`R@gXqK
zm@S2sk2=epI=?R?(d=B>RI)!&Yrd4@Q{F6xI!LJh>k
zh8=_RWd?%f
z`xP4)?OvHr;P@GRKzrateV~oe2ee0qSO?=3YEKNL3nS5rR2qqBg*F!vSRS_!>Pl5}
z_0<+Qqt0yp{x#62VXj>m`L4s*c+_)7&h{RN&&Fn9eG7g%8%SC9GX_hu^OaU)ge`kup*yc3Hs@z;
z?)?m9ZuSGrq1=(f_^i3CaT30upKfCI;4BwS*iNnb3j;P+`Mikj)anTwgWbZ=cM@YB
z#3w`9Miz=qIx8`~%tKCD3)|Z~tTdIK?QI_6LCs-eyLUA)=08j4f>VQ?l#4h=dC+3N
z4lDErXN*TXAobV`3UgfPix6wTcIg1l--cLY_P{Tw&ICiO30r3cf|#T}gP1Q{A`oIz
z48)J^v;e!#X{G5^wqZ-n01{vz9gO#C4)UP)+QoRU=9wNJ5Zh12do|DYpuW(Zk!W=z
z`JgP(?xf^H_%P9fk-kD&x`v`qa~E7LTUZ;V^QjD!Y
z2*cByVsT^3Q@=3rG>BQ;+45xEjgRYzMk~%%m;lL=JWV*3l5BbEl?`~BaV(|S^1UJH
z!?$gSI6c_%5s+-iUlZV=G+TZ*cug3IR=h>1m(K;)*tdvGk@?_}w1M-Cjd*HvPbm7Z
zAHj2Zx0Ge-6hI5c@Z-`P$%uNdsYg5U>7$Vth=Eoiz7n|4e{s1^3dUneaHnM;<3Q!;
z!AN9LK6nUYu&ZFqV
zMQscNCMsdJMvKd>D&Tbwb6TnOU4W5m55l{>;3RkYPBu}Ak)FV=e5F2(3{HVz-vt;s
z5dF*?#~J@{V#?ZPs@RO3#@{uuUrN5kU7IOv9Xh!GjEqet$uceb$
z{X38GZidx?J&rg0m5t_246AY&bMfKgmyI3_$#NYqBh%MLzpRzxner3QV2a9P4Z#RQ
z@Dv0qta*(uJCChTZn==bZuI_!;a4kDhG#yoMT`wg$UkmXLF+!7M8~+{*Gjx^cwcK+
zo~92j#Gff%y^vYuJ9F)KW?!awt3qa*@62`InY|b{I`kv6hROBc8Ql?7tL+@~j}g=e
z@Y(1&r2ZsSVy3YrXnaLg824Q#Oju5W&pa}Oj+4;M+bq+9ElvYB7c#`q@%yghuhnWV
zF)i7mG)ZtFU6_h9u`FVXvY6Kjj|-zKt$2hMzG+ZW46__+Ut*)b%sePg-HHnt!BkGJ
z1fdP6G{8EGs|Z3#6!=1p@STItI%JZ|l<7odsEOVKvQg>7@{^78(?Mym(U6>W~93)@hQ%t1_F|
zCYt8Owsmo;v7}}x%V=5?jmJl6HDX5N+3Ff0>V+}=r&9JpmvCXYbd)#bT)unKe7s!R
zx-@ksXRiM@YG=$vSU4xIMZKW;1DdCp3(H%-*Fz_ko5tE%2i}f*b+DWj@Um2JC!(+0
z6r=9NoiZd|;=j((^yIl@5w?OMRm#qmv$~*aC9FM)*;&2VM5O6G3hRr3vNW0)A$S_i
z0%d3OlTok#1dqB`aCZh@=Km7EzX$K?%>TX~Y`gv=YrHdO?30YB%9Ubjx)7n4_KVOH
z{>%S=$vW$a@%a0Tch;?9_5Tq5+ae58$!IF0`~8Yj(+H)ryu&R>E}C6BNY8aIKlrpZ}9^S
zix-1~#R5JsDAuYk_6Qz!q39?|
zxt4M`ncG=eaJ8KTtAr#Jjk6*7SW0xVqFCNpSj@Tzo~?Hv=~c#+SBeN~#RITlHVNXy
zosgG{3Pm4axy+X=X2_fV{p2lfPL#I_|E3F;#^E@&;G4Sti^`8JE)+js85z48&I*~F
zw)poJtg`T95{_9PEtH|Rge@tQ_9~AJ&%gB}IJ?Qjdz5n0_|hK#ViuZ8w3c=fO?(=w
z7)5?L=lPwsk5!#TK7+Lumat@>{goU<%O-Jz&MtZWYTGpJXn?}9)A&~F+*CVT9N&V52zd%PV|BSBvTE`
zNP%gC^$ebO$Y#gVM6n^mD==L)P}%n$(aYB%%8nIOex7O6J%zN!HzI3UN69b0isFgc
zK+o>Dg(5Jaf0ATp99yDoYf<^=HR5*KNS5tqiLN2xFEF(p(zEDZBhGM=OxQ&2uuC!
z(h;K;$SWZ7VN~vdMYF)HQ^-zDqiw@_P&w2_^vK3k$HfLc>m;>R%X?()6%JEzsG3C2
z!$w)bZXE3?k=BL)inDA!+4&iHZoJ1{M8Er%WKwbXATYg_5m&|aD1o`Zfu3F}ai1(C
zZs>2Mb>C>2`ZtLFGcHvLOhz)5?byYk#f-N$2qz%TI!Q+0I0!vz3CY}@N!(9K6vJQJNO#3&dJefkeybT@
zceRsL_f@6HLW9fnw3Z;Pd}KB;GE5ecK|3w}b{Y~*aFH4jMw@5}EMU<-b46ZNH
zw_B)9Zes~5FyTh8JNyro?-U{W(!VL@BW@)5`8?6zTq6r}F>nivA2O0S(C>(`v@cOOFX<8V?0kH%Z;5=L5yTj*)W>?1I-
zp~RhNe5bvQch@0^ERe-
z0y73FLX3wq{U>R#uAdbj|oCxYKKsH
zc{QS+GRD0=xEO&}YE8OVFHj^`YE#{lVyN6EfFzfskxUbu0t?LSgT(Eo8S&F?1E%dg
zve|hamGA5zd3hYkjKGx+e2J4NTF#LCc#ULMMH2}X|^
zg{&~XxCEj+`H|#*uRxS0Ey&K-0aW(>NV;Qsl1%UAM0r?1&xKp*`RoeCa1SXgf$1vK
zbNDKvWc!e{>{sNyyD{$d%OE?=vWR{&hwPs>=FMTOK{-WQ+Xj*RgCX=5)~=S&_Z!C8yQ+%#s`E7&29@7&Aqt
z<2aHzeTbgpPm-OaZxq#Dqc^@ur}7bubt3ay0=4iZ9JFGFnn};~Sm%h$z^W8ODa;Wf
z^9E~3k;ziX<0^d7B6AC)x5(5+ia=yK)hBDxWQzQgF~*)V`qjY~)MA;z)F0|f*sIW5
zw#dgtkoLx;fU8B%=0d0LZ(Si#e>)P>LZdE7iU^I1c
z7U<22H%GZ$?qQTWNl~!#b1mwN{m1*m@^4)i!RB8_8$fsLir+z>Hl0Sm>GDiy1+evL
zNC;$QFGvNk5)B+P*aP%UFK3_N;7tf;HR@Fn>_<;XMzXapf)~Y(7zgzgYK)?B!Z{LhmFuljg`9++bWTFluCbS`PH$gXwK}
zwa!HOhcn|){xQo62i+Fn=9(~aGY<2F1?;A(sPI~LV+k_I>XU(Gv(MI`o4#Ym;dY~8
zP+d|2M)ctrm&7VFHlmVME1{2w)t+FbBvubaU*&$FyKiERY@*i`$ADg|+C(&4ZPN;b
zTxa$U#8~&wRxns^G|}rXJ&9IoaI_|#K7(kMY{>6|_ZF9Nt|_$h#m-LX`ZK-}p6a9
z0mcH^4)n|I672&UD$I%infpzH(;%2tjV2C8M
z)Bb?56m~W(5O%Rqc?d0y?H2-UH~V5RY#w5jJ5bMJQ`x6Q
ze%k=NXV4Sy;3-gG~Z9xdRuHBh^Jrui>OlT88{ab
zI#>~{(G82=`Wd`Rvp(Tj^?nb8^uwVuDA)2Y4uQJjDo8gdxB;t;N_GLI$%g@O->i>{
z$o#$`)g^Su!>lKCukkCi`p&U{J9t(AxFbfJ@cgT5J?M@(a1Szj#Ckq3u~*zhdzXFU
zU<&1s__YU!$HjvA5YH7y&_H-ujGqM4C#A%pkbEm8)`Li((!K<&geaG`7gle2_891_
zV`pNX6E?694(3@%<@<&2-n$jQ{nOkTYWMlZ?RQzsw>=P
z=OPOz++{awki5snt%S$}cK>D&AF_wv!^&fJGOc)@uyK(ferB1PAbw%j)8=J4ce5#C
z4Cg8Z!)7FxR2`0@xH0rvqq$iV;UR|0r4&aT=UErTmE0lfaPi#0jv%h)Y~*MSw})~b
zYq<)PvRKcxtO6?=xUnhlu#vNz18);oz80#vnG>GEQ8MSdAEq<71N7bxa*y1gaEPn@
z7z$Zj>&8%cz@hh`w2ug
z@W+uD6cYKvIJW#&_yq*n(3_dm+SSCM@2CqZ>r7TFE;CJ5!ILXWN
zpq|YK0en&)y5L=Hc2BHZTkWv&7{#|P2udY;#J!1P5vh}!xRKMKh~;R>INB%pAW
zZ{`c$b^cvlfE#>p21IW2kD39y!}mT1)A#tip&;JJ?Pn-FyDLNCHP6(5!W+KtG=O)!LY*&Cs|{EI0LG!3#IdrnFC_
zsq0S=i87UV0MpT?N?QS9Or>d27iUWC0`DtLXXisN-t_w(fYqiFG$*VvWqgCkTGKb$
zifk}FZwD)hru(h{n@qkxgP3HhSr*2UO>Is?A;pyXGkDuf4Tgi5YT8#6*bY-DIofGj
zww1bu$s4(3VYlgb8p!sVuHfWd*k@{00t)G-Zacv{U^-U~Ak(yya)yUYQ};mcu&G)<
zw8Rlp(>{H;}Ve_;p(Hq1wrta<_=9-o_2Jx(^rVK|H
zOm{tD?4rrHKh!UqZfYQ2G0p4()7MO0OG5Ix>B|-nZ<^?mm2k^sNrsg>rn>dv_O9tB
zwcveIUCMDhFhx;v=&>n7hR74s0orUlGqqZXsGpk}yaVs0Nu;&uD^r*oh;L0hUc&S{
zQ_*$6@=Z0p;r6|0U=-YbGS{
z)uJbDLDz_3#yUYDE*__CXoff?4ZMTmxupo{
zxwwUhFT~qfF!oB^O8J7zLi3I#~b$AB0ly`jy|42hxi=Pc<^28gqzJCv@PE0v!KxAP>C
zjt_#R1(Y>dASG7-SS0PCziU}6^`JQ*MA~A4l~75d_r6r>{{h5hQeRqhhfCFLAVx^R
zw7H9t`j>?I3aOtPsuCmZ#9z7yu~MBSFt$>v_W;-`sV4355+ub9L9CH(guu#rDI2%e
zg$%E3XokS66)8g8#N
zj6Uss()n)?Ntcec0r7xz>I57el-wyJnh6Y!vZTz50EZ>}S`d#)=N7@yF=;U+{7y*a
zsdZ0EZYcoS(vzi7KP{au3&|X5sXyH2N;h?=pObQ$f_Gl(OCV5wzYT7Kl&5pKL(g;H1vvinN#*2s-I
zAS~o@BR{~bH$Wgz7w@sFc085n*
zHU)2|e4KK-yW}{UK6lHTDMz$Nu1{P0{c>ta5Yy!{ErDgo6)0bMP>!b_c}PA#9$1!~
z`VT@nB9FtRC*i0(no?WGWiu^xPsq)mqnf8=5841_%ZWvya7Nxu8_*ni#X)Lo`3PkL
z&&%U!UvN<_OA43d$HcoTuc3M6ntag*A~)rn?GU*o$I|ZNj_eiyw|C`iT3y_ir_w<7
zK<-~3yhrl-iSY1Pc3X_vK9xO>K=PTa(9-sWoN7m8FXer-x_BcOc!Bp;-qjPP^JI@c
z!1Cq39BeLA?$F{rLa9s3kw|44O{Oc9&vjrkT6sqciCE?JEnsnq89QAeUI|Tvht*0i
zS}d$lh9*L9t+KB(^wujIiUZrAjF||qN%@oqVv@2o8(4}`9@of(EehuXf7_Jdl(0@!
z&M^pZhjO2epLQx~w4T_lc%FvB9;Mi3xZS5rpow9>vT_Q%A5dZ`#h0PH91QhLrEw?}
z4k>FW1AJI%JR2fMl>8vLJ*J2+AbDH~rXWr#uDJXvoKk+E)05N6GFqRVQBK?f$W_Wx
zLi?Ti|#v;fId`lN!Guk@uP%LnB&
zEmb}$2gdaxD11}AsDBnH1;rp4sM?!CFG!ue5T<9Uw`h`@rRLGzW{&zd
zE~g1|)j&G!ny&^`gGjKNj%x+NLN(_fgtSQgWecz+>ZHqvGeouKfw)v%*9*jDsw)R#
zxN7eREJA(p47?R;qaz?jt5ZobR*hQ^({XBD+-?_EsmWsj;?=ws;3cTz4}rHvEkmQ*
zI<@s$@YbvO=>Uo9y@wFlsD7XYPm&sV3)p5g{T`~BqAsSXe2eNc1&+3NqH?U-xq?tkvs!6_olB15s}9E1fv_
z%pVDB4QsE(v(d7*@Y1+3PKX`YXKve07e0nq&pPlJ5>
zDIG!YwUw49e<%$hIicTPSO{W+=u=zB9>{`h6ltr9A&jU7%1q%IEpuiGL6Z>sY$1-;wR423{lS|nv>A)Q=Lz}cAu?a^z-3<{Sa@{+
zo)-wEcfwLa9$sh!93vL5vjY
zQFby)NT5Xa3PHLK5G`Ci01q+3(dH0|6<&4)F-~YqrxGiLK`)@NN|;Bd+3~`uE^xG3
z=ovtD6y6<%_ccP365y>BUeY(eLAXF`^F*PqC-jnpzlMOfS@3iLmMpkYrZGjZQ1{;=
z@bo383g0NlyImMi5|TRv*A>8a3V)3Q*d?^igRwLrl9I-|g=%xrE_;L{Xh~tOaAGa6
zbRlvOzyTp;4nT&m_#jLl6k0oAI#X!&8)|e&$Xy2SSwfNazzz#PH%9PBgaFzL92I`i
zKs+XBy`gtp=t29u6M{;g#z|psDr}w-JYPXFTi8Zf=+gpEpW+$8?E-i?!tLd7lq(FU
zrSDnc*)(A1gohSj=Y@XP5$6R#phUt&;agqsE(yzNEqPh!5)MaKgo~FzyeiZ^3~*nl
zd=GIx5Mt>J`k}Cs7UhqGCX|$XEO-ru+b6<=$_V1A(DfsT&xAi}Lh`xbo{m^v2s4tw
zdntUO-0~}7csXFNg*f`u-UzS#A^BE#McJQsLSO-ic|wLaK)xWAMVudm#v2jDCn17z
zjbDWHIDl`$Y+9-XhxIp=4OFSd&if7KkQFuPqdZF9mUt*nlz?i^YFv6&NDkuK-@CSe91ROT~*mP*^S&
zxdLLiIFWKN5#n8M@FK-&bfg(2j#>k-LhR5I6^j-FXTeI0SY$OMW5w9Ykc<iuy#dc!rWhDPr>}09(XC62Mk*CFN4m#p$0R
znIn4P&*zbv8~OktofWr^0(L=+rJ?1b*rFW3C2?691bA7@S_p7O95M`&SH&H*AbCyv
z@;9tp7gK3DeM79uBbJ+DH!CD>i3e$YdRvS+0dPk=cLw0Dn6MSz?}^Q+o8A|vQZn>`
zSc|&iL-FP{@E(b0_rm65F|I$r6Y&o^Kz%9($3f(oSZfrlJQvH(0(c>&?*#9qcQ3ktLEf2*eO+yALEo
zrM&vU!ldaTsOC~h!QXXZ-?fkuCCjA+^dW>xe=me&q|{Rah>~>50IiS)b%tKFRE-XY
zVx+FE(FbFtNsl11Qku^KTO~;yVKZKu&=ex8rBCx=GeJ5_IgvGzO#O46q*R56^-}0W
zh-{F2Y5q)zbv7{nCm`E*EbkxaD0*eXrw4Uj5@
zUxeg#$%E#~9a7&cSV@!oX_35J3XFljebS&g;O&=A(jb>E?ZSV=fZbc`olwt^>YBhi
zC_Sd^LZ;N?DijV$mFR=bk{;2P^@x=I4w6TuEwrILCjCxx)p4obY4A=+9ccx8QkqBa
zHe0IM6_Tf=&$Qn@BVB9*kR#1s37fgnjXrRDR%)3Fa8AmUp>STRdk!KOq%fKTE=re2
z!}KMo{-3aNSvr3S;a-(4uLJR#)U_-Wu1lRFf!&a{Jpgu7>aYxwx1=n}=iQc8-+-~Z
zQcr&n?@9i26mnlGO$mqxQZ`-Zc_^uLQvX;=q3p>MX~JXho=T1sH%ne%196UQ
zr@YQwIfrg2%#%w!1~y;L{|iwE%YEo$ULXh3?sSpdh87ZwbvCV67Y~FXV7YHxBTZTSlJ^FrWER4`7E{PKDl%VJfzFdc&Hzc
zUyp}mhFlsKtFf6rWdq2R4-J8pL-GdNejSm$X>L3!kE4C_G1-+ismJ9u5fC{c52ac3
zq}=#EM6zY=CpbDS|4MtZGqOzIN{*cNBZ#^3U|L|Em3`?9=)Bx%74$C1FBZe*Mfv0}
z2>y~BJ_O*hT%MAOSL7BK!Mi5=)BJZ`u3ZmN-;it4Bz#l8N(-J_a$Cxi-IndN^0+In
zqvX;(S)&Q%zMK~h;sg0=AE-Z+2hrT|NPbZt9-hdHPQt@e*|#{bXL4d7^q$L;LqU8Y
z2hmFBrF@+dv9IM9nGks+yHHEKm4Bk4@}0b54~Tj4@G+=LzU)yEybp4S2=$M0$4Kx#
z$pS4yKg)wI!O9nTI(=hbV#|%eHl&!Sj2~if@
zgRxL$8g2K&@OP3BS*GlxgR$jGE}fi*D+QGy8KGS81TRv#=nly!Mz|Z5mjpH`6=(^Nq%5bM-DV|-zK&$2C#|}+C~d0%Y*oh6k=HiG&qxv}
z!KWa(U0Ki{9(E{IFT=_%C1D4MY03ubgS(YWxDk)6L|Ze|_bU1MAnsHA=*~jAVt)f;
z2bA3#p_id7KLOrBCDIRArt*-^&JQW&&8XO6W#?rm98o-iA#zmt^bbUiDfFj(NL8?Z
z0z08BYl9$8DRvy73fW2t`~@X47Oh9Z!x`nw9{@SZ0or)wDnHJJmGepwiu!`GpC^cR-Bi>qz-}o%l#{%zG~WW^J;g5>0p3@3SAqHir4x-y
zkClbgrJg8X@5A3yWzrG^@j}_<4)vGHNH=(RrT7(x$Xli2CaAwt+S(wJr(B?kFJEcD
z8Xn#&J7|FaptNcTy^qQ~I?4Z}oTrZRMRB7`zh9N(A3^-4yxjm$ploXmUV!S837diH
zRZ9E@sZ%#Wa)#P`DR{F~iAI#!>hTv4nWOd`2;y9I(ItR+>XlF^%vY~hMpc5<*LxA?
z0=0cxs4r5h&=t(Zs&)!siTcqMA|dL#833VbgYE!fYW2IYvQ({xlrwTERW89pxSBE(
zAVR%918yT#w{GwdrOu?;cZC{B6H&ApL<{5?wRT4kW7X~RL0qN&PB!D!vAy7LwW``+
zIzcV{09Mwh^Txu;TGfSeZ|l_X;ZRtwCeVf|Q7zU5*hbY>8pbxMS+s#mQnUR~mCfp@
ziLjZhmZbB#6!lgE*xaJBWq@r{(-lajs%Ha%ZCB@0N7{Yw;1#zERf%cU9)p|4$rK?A2zkWddYq4ObfL~VEq;HbKLFRUC>`;>>3Vg4K$X3U6fw9x7
z_j?3!MjcrNSdKdN4S2cgYD$QoRiDtw*EzKlExyjH!7CwhNgaa)n{ZhzyAyg>)F?`!
zURCc~p>R!2!v6sxTvvyNLE(m4`!|T(RO{^r@3!i(2gEySzu~ZXSKUrWtM}C1y-R~#idZ0F?Ntrv1!@!M)^3pYnznN@wD#`sK1+KYjfKHBxrS-Kz)t2el4)InspbftkYa+
zq+PF7S_y?jO^5|=qn0NE+oZX^gUuwZ`~m1~)~u9DOV*~)Azq5+{t(y}tqC2YZPSJp
zz)Gq%k=EtgwJ#e0c4#Rpz}u-E831gTR?r1{X_^b|UUqB8n#1N^ts89$_i5EA8?|5C
z{}LgkYeg@DcR=ezi^L3Vbu82mYHS?*WommT!pdQ7EDeB1w2bADJgV)bk?5HAdOg5#
zt=d;8oX|#hgRzqu{zx4IyjI~G+@98i?yz!3J4vrUM{8dJ9&)vqMF3~DQ9pusPAh!^
zR?cgF7MQ-E)jAB~C2a_Ox0khEbdGsNQ_q8URr^ABHLq#jlx)4OO&bqKH?;KrP`{~d
zrrpwQtrSiAceI$_0Pbo#Xoqr7t3oY!UrVTskRE9CpTP+awMT6c^&_ns9cVn!Hqv3-
zQ!Ql{Oh40X^ua#Y>hy!c3+tNAt{bIarx*en10Duz7Y-=q)fG8Vs<|
ze5x6Ui_ESxuPiY~(AA_6vrjg7q2}7O8w@kgsfIRNYHr6Mh-GFg^`7PCx52=|%?pl0
zGSVEE36UuCpML{eVSYrPXtX)zBtVQgi&g@$=2n!}iZho!1Id-}@_&V?s%?ULrvh9y
zccHZ174yE@ki2RhSso(S%q=O0bln`f9^i&~J8e*Jnir?zJ=`+?Lm$^|^XHA=-7znu
zbl+Wb8hxqv%vY$--!~totF@2JD{h1L*gTu&>1XDi$ZcmB97v^>kA@b7fRR!29
za~WDSzc&AU5FXx`Yrci#Tl1}csL>bm6Z|Q<@YVb_7goNR9S?yOn8!^*5CN8Ye?TG7
zf}0lTrk2TNATq-;kKWi!%a6ZS^+lF3eSs~u+!_F0h-EFk_fX4n+)Ee2EV*>~eyPQWPVbiCe;0tl
za*HDplHrzV)8RJ4va17vkF+GxU7aY)E?OO~u&mC2LbRoRB1BeNTDJnW%HsMEBJq}I
zQ(<$p#aa&GCRj`tpuWa(+eofh>fQsk-tzG_L^fF7AB0Gv#DO;!X#AnU*88cs^v&K0rOoQjfm=!CZz;dtXRCvK*(u>ak^DEAXCJPSW3HJ+*vl4%5#p<>=#jZYj4I3NI`-
zXwrCT`C%J)uPg`XhS+P%mqrNbjpa=Q{Jpizq-%!nEUDQ5d6uj`kj%G~qB~RXElp?(
z{K0aAcKRPJ?^^CcvJlxq26d3y_zUo8^twZB<@uMdR+%kWfS0oJ)Xus~}f
zCAEXB)j5D!*3z#*oNc{9)5ILB&ol%-*V_AcD9p3gT?Cu+t$$ILG1zK~fWiW6iz1L*
zXbq;RV3GCcP(;1hdif`aEU})B124pyCjf+6`*nb^Fl$gW-rsU-(JY9BTUAQ%MOXtU
z%Mod{kAP&9b!P~St*{nt0A94UOC^99>&{USiM6hzHAy@aTft=-%ql46}q^WPThh3ybYwF*^%ZMWW~VRVPJ`7M}Ex0VY=
zWCyHsS3xhs>V6!K4q6j+@G`A?pTOoJ>tN~{S=J+Tl6cs9y&1p}YYwIUk6D9h^?Tf!
zLC3r&tS3^zJ82F575+|Hr=5hqY%51sYtL9kItt6N_Kks~T|LMN^bm|7cC!1Dl_%59r$17we^;!24=-qwUT&YaCr2F0c-n
z4D|rpH9D3Hw53OYIKx)g7sQ#iyJz5NmMxNIr`fiO>6!)*I#F}u{Zt~H3^w);b2EW(yb
ztL8{s56a?1+cN1UVvKFbFxZT>m8Na=D%(2R*v8u)9f9O(+qrCrthF_x%OUG*5!B@C
zZS=oy2perbCV{uf7TX@`Nw!~a086ngiihbfwiopGL0fItDQC6K_L&w#skU-7h;O&`
zNkP=RY@=I(m}Xo17}##x-)*42$2NtsRC{g7m%!U+8%+1%4%m85he(F4`8|Mxwn}5*
zFVn^hMi7T=(>V~cY~5%~K5FxP2=!yO#J2#)ZMA)1^OUU@?KHA&IduE)wCxp*47oN>
zN=Tixo$Co>=WO|ppm5&S;}wiuuyI`>dC`_hE6!WCX>>qx+m=%X;ErvA84CAo15d%q
zeH#*#=ykTBUjQE3JZC}Vkxeuq_{X*vw0wPH8<7CsQ`?hju=&jPk#6-oxAmtK@C(~Y
z%9y>h{qhyyl`T60alW=aq;sw}HrEpf@U0F1#}GzL+n#vv@@$jq!EL^+hz605w&+NR
ze6k&&bM())3`$^rv9(Eoqp!9D36T6|D@%WCTVS&^0tnDc$AB29Ki&hqApH&gN=ulb
zcl85trk>Lq#Myd#8fNC`f6;Bjxq1$5tLNzno(N*TzK3!_i}ZXt$6Kryivn+nzL8dB
zA$n{2m_zkLv@r_PrxbzdrTV&N5Lu=-83=5-uH6F`uCL8RxDopF>1c^ay(}etqx6Q2
zptnN5O1b-JeIrfmF?yXVXqQ+$jFv`m`jBDJTd5zX_3kSD6CLZs>$!9=y;{G~52h3J
zM(N%m=-+i_1|eO-k`fo14z^-jeyOK`r$)R*re|%fUzXKLSOJU
z>u+eewN?Lzu2F8&1MdJ!)qm&+Y`Z?1rmP*hA6;GCsh8RaE4%b2l)y~W2hql1w_ch?
zsZ3oP3}c7%^0e&D(wDQaa#;784RA!C;*Uxn)njPOc1-^?2-tDmV-;dKp?^C8g_HVn
zIwCx!-){~qTaWfegPhi<=flGpy$_w@=jc;t&dJqBs{m*9=@;SeoPL1D!SnhNO2uE$
zS7;z!)a5YfUDEHbgx+Pn4xKSv(K9IXd{r-b2qM>XOB(d9>(TR}cSEmq58iL;6|KN-
z>APuteOvdNiXiUjZmj_B>SZ&beotT39pJt`@jR?N(0hD^hll#=YVh|+kNphdV|^Xv
znxE+YwA^~CZ>s^3XL^0A*mHd*E!JP?+jF7tQV*{Nx36@!J>b38w^6gc(FfDS@Kz5W
z56O3WeM(^F=?*%k&ev~J_kOSMro*ofdIS28|h)XfK}zVvs#{2Cy0SAIc+^nfCn00JH3k0wFou{%!-n
z9J_lsOwYBKxB%Wf`-&|vJ>TB$3#u7xpEVm+7T7zMg`i&
z$@L)_Vz*od2(@Rofw3_AQThy*+6Nti-ZJ~4vcQ(xGg?AD((XZbYNPB4l_9wT|7ipK
zMcY@>kz|bh(l6k}+Q-x8F3uiA2Tm*P#Xo_#${tHccJX$G?qsaC&zlXA1bZ4a2(IeW
zMTWKZ^D7a=I{PpRe!cyPA9x$=7if!-Xt%Y7qm6bC`rbF$R?6m84W?X`vg9Iyw!hI)qGpVprT?R{s1
zm}!4TmjDjgn}s6kEc^ARzz*BX(AwsReL)o%J8Ji$JoGX9iPlg!ZZ}Ebov>g36+xV|
z*G+`NDZ6P7B(v>1Y14b!ZfgtT8T&5_Ad+JrwGHi=YyU!>NyAw7Zl6?~>hxt^i-QFZ&AYiha8`cvtP`2LroipM<|K6t3H&_k(!D-gr7}
z-n5&W0o<}ngV0L1?aOCF$HT){
z`+++U`DVXW08n5bfb8IN7Z+?-*7L3c-%iPr+N@*hN>P7CF|_>S?j#9DT)09NXx~JjAh=cFCcR
zry{VWj@Whp%N#RW!|ifMkDgEucP#P)7U7WTf?$-RO?Q}H;b=G&deM$Lr-8*erqNPm
zrDLHAg;kDDtKlfYku?LvHIB>`5LxSpXbXi6j(Rfz5*^)WMZM8+`Z#QEcAVS^EZOl#
z8rmhraj81MHb+4e^imz2CP8Go!%C~JU5?Q4z|tHOC<(ON(S$Ns`y4|$!tH*?n?IqK
z?)aU)v4alZ`B2Doj7bM}$kFB}fFq7iEJThv(x|q_9G~c`I_XHJ%-$(SFWP=&J8Dp-
zJI7JP1t8ZkjTTX79Wvd|yWn_R1=vMLNlJfTawO4t<2A>EWSGA0Xgm(Y8xAE1;I?Db
zZ&1JEcpn4ou44^lsUA3*(ZcMZBlkCeM~*P+AmNC5)mV=#?^3XkdSu@i`4v${5@(*equ}q|ZPq7-#9!&KX7-y?>RA59mN;
z6=M#~Y^oV6e!~^jFrKCDx|Z=}Boyix;cOVIXZ%SW^0SO*DNk--9Hc`W=NMnn>V2N^
z$v#+VWT>f>ZDM>;h#;C7PtwO~EsQA|(p_K}=seg(#${U4TNy$0hPN@6u;8ej5ky15
zON==Jc(}~yJ_}+8;}O~oI~mKi0CX|ty#r%c7$FB>tebI)P97Sl$|Dajg~tJWn4(N5_%b`bhX+5V
zf(~2yGn1)ndywfd0bT&JTLkP7GxBF#dmuA^F~DKw8(OFzVFqkOxIxTHnk5G_Hyi>8
zVTQa1E1}FnN*%(O_SLWw&iwfXun6Y5BXAVSWUT=>$_(iNh+@9i4r9^GwFNL8!~Bu*
z>toFCWYCLcZf`@>am*UZ?&FzJZvrGR_tNJTiOduliyvqHO((KWFjxN!?@7$1&aj!x
ze2IamQ<(W@08*LHo`&g@%z^~)PBA~yLNARuNau;tnU6%mSO)WH8sua$UzQ{IEM^CV
zl+D~gWqc0vU^*0XnQc@fQc2ZKcqzW
z0@L#Z^e!^re;>S7=8Gp`x{Vn_ZQgd~**qA##PsX(_NhoR8He1guEbTZlW`*kr*
z$DntGIY!l4H?#XKs9$An4#zF%VRpxZca14Eg4oMcMZ#?#6N?63C#Gf$yz9(uS7GG_
zvzuD~15DG8zy_Ht>iP{a-S0qenECHcD2y<-j==40=7CpX`VP}TMcOEH!}D-E#vGs)
z+c$>qqJ{xUf#sp5w~;jSA^~tP(m1=EmB(1DHE&;{ovY
zv*!B4rUxsKRz6RbYz?ZeU8s7a_H`5TjKWpAk
zzz(v!{(wRNE1Bj2hgi3$7zt#pTn~lAEVB@9kFd%pbq`_*sNxG|&36SB!dlV}ER^Ne
z3h!a8&^CZ@*3xOHN3foWhKER2@dzZ3vfQYz7{#ikMr1Tg>i|bFEXn&YeT;R&0eZ2l
z{+%!u#|ontD4w;j10aEAhygE=wRkVokF%m}Fnxk$>4(iE)^IM=lUXkFfTgfrZh>Sf
z>#57oJIOjiU9nTFz3TwdSUy8gPiHMAUKXp&8z7rCVE{3Q6-~p$T-MD9sOPadcR?Ya
z`N?2$>;;mx29|t(iYNE8aj1|2LymFSB{;EI)
z>w`W7c!qVHT5Of9tpXUUV%<9lP|ad>0o1TQqffhPSti;(>sTGsZm4G+r(NwFtF!|m
z=UL2mVY-o3GzZt-#M)#-EX}N*A&9iFYAW#*TwoQ_&v=pbCS4XJ9eUST
zOTULgFU!*bygt^5A8husCMh$%&gys(dN)|pNf5cos(2T1-eL_~pgzF*k?N{JRxKUc
z8e(~QL4BCDib|RhR(B&5ZnGRFA##T`a|5?vl$Au;=ostQe*nf=n`H2Qm-RK}$rG&m
z)U%po9iyz|9xKop#3@$iix8P+z4I+h-)HToSmR|`3@bMTyoao}sN>?uP7MHX
zVz*Okz?uCg<;gDW6w1L|*%8zy+Q*Kfb5?HbwX{vRvlq~4aX)*QHcSupJ9N6wlPy03
z;Kd$KMiAcY`F40X!2TbV|32)usT}ZSOKBnVV|URi?9ZNwhr&Vjh!3y;b|9@Uhu92S
z`2yKVLMR+&Kcv~q5jJNNKnQ#P4^RkY&-oHq7(0jN%;D@Ke?vWjy|Wo^BiSQts2^pY
zpqwv?{iY4XXm$$iPBH9B0eHvQf<{THkvMkSW`KBh(gZ*PJInx)M7F&S;5hrU
z2LLD7%i;l&*e}yzp=36P5~URO>w!>6W#?1Z;UwGkHNYwMopFE+HcyF=GTBd4mobZ7
zk_>;@?EJ@o<*}6E$RI+0z6R%=h-GNoJ)!r~&
z!`{CPdbRA%*8%F-b*@mTXD85xd6uoE(yM{}JS}=+)r
zH?!ZPHbo1&jd&N>x9h>X$o`Ga5VW#Cy$X>wHfmtJV{8rOXP4MxeZVfWRm&mL!7ll)
zf@bg4A+j#E+bdAN!VXs<+-^3X4x3zMZ#xgY9`^d5VC)+EkE0;=vZGR=(8qRs6&Kyl
zK0FAK>ug_Y!`xsO)8O_d`>g?ZxW%@nL2rQVeG(#r?9g8zGQ{4~1rNjQ$7!b=VeeBy
z;Wm487DVo_M>G%_Wv9}#Y>eI82yC1!q*v`OJ9`#62H#JX`>
zcLHLLRx;kIIH&ocyqSC2)73~=^p~~;hb3r;LABH1n}c*
zeGI^#GlweLgPfChahU-edk4TF&a34BfgJA>070BZw2TIGRvm`F5Y9y!5`=OZ58_h7
zIErR~aLyw%*o@$OM3cfu&Ii=$Jjyvv%S;q!h>EmmPC^lk#c)Qc3wMlDNDYlxPWmZ;
zIF4#I^x`?|{y<0xoHk075;?4M0LM8$d=I@7oX?x!Hi=W|4lJ3IwH_W)I9F-(oyrNN
zlJq2}Z6*Aj;;ftvD`_101}LO+7Eytd!I?h~l9`S*&P3I=;d%&^yueu
zUZjR;9>+TgynIdxo%1i?RQ-+s3po??U>0#6)*z%}&fBzamT=~L2AicEhCB35bFM6e
zLK$Zv5z9HxtUwSIoJ!g^&v1&VJypqB_a?9^&T4;%RCCr*#!|y+&Hz@+VHd$e9jCn<
zBK4e~8i1YUd?ANk1IP6VVCOjfzeC|Xr>7dAk@Mm*cxd9pPXcS^tg*m*3+IdXAbEi^
z_ZGlKj(ZM_wQ?#vAlb&*PN`-)r-DulUgB(|ChTR-h1Vd`!Ld;7)X91FDz3eY(>-3^zDQly%+Y4A+Bri}NEz
zJ-~To3y6c9UtWj85T}+4$zjgp696L|cgiYnbLLTF{toAPntqIO76k(vNM@
zmjLc^)_)C!369fCxYv`MlX=j)$5}&P-MDfe`3XFC?uJ?Lu%GKk9|C!BHIzYkavKIf
z^y0SC8}7~BK8oNEa2b?q_;4S744yA{a64@JagXeQBY&qvA$Zx`AHspyHD==St}9FXHZ|?X#Hs
z87jEhCEVAk94O;1r*T&~_dPm3Q^5_`08qs}OUD|jxsP85R>R%#DzJL47hTF(ZhHcZ
zHE<{2ft5yX(O=*-akqSfOKIkAUjop={kj3X3*0kx@NkiPh(1kg<*L2FYvca76ufqB
zAvI+#akbxqc$w?|DQtFd1LwnE7gw_#3Rk$fw2XFhH8l0Q%ANH!h&|kGyP_s0SdXSh$$n*5Nv#{)!1-flYQ=*0W-JMf%&Eb`~VD~JVf
z<^6RJLAdiST|{L2d50H3!GpIz0iGu>@c?*UyqD;loHvi#3o8eBpDaOSKD-MwhWF*E
zDE0H>-R1!J^B&L~?;vjxJ?tU8vL!GU%1fhcCXDxn3qlI#^~^vog17cHU`Kh9F9D)>
zYJU);d6(%kxftFqI(Ko5H?a%EI9>*wn~CQMDOXJ3#nOwO$lFbw%i}yQy^TpcKYCu0
zc|G(Rrtn;sKp~a4>N|jwyj`1MERDBy7Sz*u0~a8f!P|BbH!_pA(iK*+c<+`%FNgQP
zV+cN%ck3a7&*MF$E?hou9u@Tkynla#l_H*;)}>;eMhKA--XC9rSIRTeAoVown`T%k
z=dHh
zUOWkr>pU?fkT-a3w6@;lO|OKpTfBSwATq%7kiggwFM(Re!@M?X9*yvl_QUOM-n>^q
zyu*8(dWU1Yom6a%^S)gHy}P_GXhoUe4gLg$NuKUe5T|*L)L**Ko1vD_10J7ht{L79
z2_zr#w!R1vM}9LknVtB>wAncGh29Wx;oqYz%awnu8mWBwsZRaFjpN
z3u94y0i7?1=BHkO%^3d9oxo!G0Y3qYf
z_YpuOng9De@KX4_UqCXIA3huEr}(?HAg1xlM}VdCx6rN2;CoOPCzJmZAG~b-S5&s-
z@C&vf>RkTrJ+PU_f0q6rLO%Z|M?_u7Z?(W?5r2wK%@y-!QU9!jKS?QZDPQve)XVtW
zL!nU4&#pl%75raG;SB$1H6$zfi>QHF%@4W?(=~h-nkCorce}t?9l!iOi1mDH0u&nf
ze^a$|jz31_z7L=
zlHfdzt&#lmjbc0!-lX$_Ta`g5-qY?tgIPC(J#A0R4rb
zDu9E+EotB#5`H8BFHk7{2E@a{>^ZP`MCh~>#312XTHS($d#H&XBHR!O)1kt!OYj#a
zOrHf1F070L@u;xW(nV>TbC^yy9Hj3uviK8T%jui#600T%FFYGQ=1S(f$-BOp-?D%
zk6PnJ!ixDYT`Vl2yr4w*>YE^z3eQvST`sIofnkIPC*sozOWEmsu}t{2o@$3g^(UyFobrHAtQl4ktkUyzt-+C^QOx
zT>xT}P`no+&BCqJ8gCIYYN2;Q_(ui&T@-#uuXd|&7Z0FKIMV{t?ZWM}_FNMFLb>T>
z;ktLB*CAYA1kfo=qCKEXSVGU)72y&efNtS8)Q`L>+!p|a9%1wpMEZm~>Fw_quAsH<
zy6`AvxHp6alZfS}P(-c3Tf!+WumRx-%Jm0@0lz?RNOZLT5c<>4F(X`02M!+!S5oEeDB4D^uaijlHas|s7SNE@MdU?y!d3J$WwHB2
zavCbRiFBh-cNfj4$8EnT`#11BM4d|^=_y(vg%vN+?>4yg7VV>D?SQDB5;`Bz0ufC6
zin_KV2tSeR4uHRCdpsl$io&VS9w2%~17n9o4%Af%6g~YIL=KBiI08E&`sgcQL85HR
z#6v~tG@}g@{c#G!aM98_5F;y-Skyo%c!_8geHc(G+PM)nPm8Wo!=_9W
zMEO~{=6b2
z(Glt>4T!QABZxuK3rg4=5>-)IHY~bLoA8L}hbV-5Tl6CxF1sUYT?1@XG>>}XW1@$2
z6mneDCIxm^w3&|BPl%RM;WsJrdkMUIqTT*}I2Z97)H-$*zqJv1`^4Mnn^!mS>xU7iyLeUu
zMD~l*#zFKDe?`~lDSn+wAun+!r7GUyvo!z*#Q*Gvf{(b6_EcZ-)Z_5yC%#qz$pG;u
zi=ci;{2Fy60>$YxMmj8hsvW!|;-gf<28qKc5eybT9|K;9*pD8*P_Yv=Uc$xm(;*Te
z-t!f(NbzRcLXL`mI|dLX?w~9^TI^W^EJj>FYveKUS`+-miWk!F7bm{G7+Acxj^5h@
z@hT@=W}+B>`UkItn4Jjhg!l@bDNPZl{+CjTx4i&`Q{p*vR4GlIM|DTK_?s$-WQd)p
zkCG|&cpd6lV$C{4mMxa}!EKIM`W1}jikAn2mnYVggP1QC)2zHeETw&{P&`Q+QIYs5
zS}Kdh;gnUDh#l#fC>5`vvCe7nUtzFWCVqp`^Kx-r8bF0uN{!?*;#G7sqf*?Xg3T)N
z`TJ0)7Ju?Pcs1hnl&sf^+0?bI6T8`9x?b$n1?;T2iSn~^;?;C!=)5@ZEl4(scP0b0
zh%Zo4aY5WlbG(b<)RO?M;uZApwTXN8!%@5VZ<+^mi0`vN>=geoA2z$hK?i_c6&K18
ze2@5>D-gLResea0?-jpC=~kb3EC7=I;(A*3uZzu6n7$z{+zx*?#Z%P7y(K%>H{7<(Z8r3b_r@wYER;i1@0
zPr0LHRV;{3k`?8^oFyBwfVoJjHvn^$4BUg{K1sd>L^p|h2i&^jkF($h*e?k)!KR0#
zibl1bl2Iijy(Ezrq30tB9E4k6iHl2c|F94DxpDsmY$&x`OL{cQxX|S0p$)Rfgq@?-3hLmJ#J8Wi1oVuWpDf!qDB1MwJ
zGy*M_G|~8?M6&2HfHH}Krb6Ws7EQ7%By%aPI3ww!wn3$Y@f)xzNlh1cwG!8za9bx?
z_$ENTsKM)!{(~*Fyl1}Qe^hlnjx2ji?lnM`hk{@UU(=X{h0&rb2OzFrC$t^1+Z%Up_
zgx-MU*8{jcgOZ=!felHXpMm7CmfZdTSG{fzvgiBrNG0A)?y(T1$LEueF
zp8s$4mfULtZ%Xp$*N~i+IIlot_a*&bLh^y+LO8G)$*c5yK9p2Hiwkp-az6#pS?c;B
zyt_!#Xo%%1UD%EQ_eot=LDEgS=xGr5OG{pZq=z(TE~567entthmsIs7c;3=^G%GkD
z<a4geM;EqD>e
zf~9{-;5|fY8-UGF>6|(67cO-#L%0#rhC&1pDgEpdU`M6rsVf#GJ+K9)W2B2n@|ZMk
zCqS$;a{{L0r0eN^#!Iig1&|0SC!
z^Q1dJhUt9i@ZTU7NR=J{#nS%sAeKmX&;X%Snn5eyY3bjTc$P`GHo<$jbO-&KmC{p5
z;8jWApm}k%G>KlB^U}9=!%DOC0JWT3q@C{oyCCge3-yaq2Rd}nD*crDHf>T9rQq$-
z=ja8xBz2cU^0IVrJ+KaG`%{qYl=f!BQI|CED_~co<5a|SOTT^-j;=}d_%U)2HYm)@do=yj=r%AFh1?)3yr7o9nTSuhT
zG}*c>ePu8F-I4ye0=!Xa-8D##OT&F3a#y-*2Y3_GooC=^5|1Ky_oS0lGfzqRd!aBb
zJx9H~`%(+7OAn-r==kA7X(yF5jxr7d3QjV<2|Q=n2|BXkA`?;0=PKhV0rts!sio&8
zTS@11JY@dKko1&Az6anX%d3YmZ`sOkfE|#1Jpo5PvVFAi`N~`h!Sj(WBoE87C{sNm)7}6vNG7IdDOh&w9zcjJ$_SA#SrjdD
z;j;H>dKDpCL^J3}nSxqnM`cd*gha`_DXWZ@t*3caj7&#E)?>0pdLmO~{nS-CC0k9|
zcAD(5CjruBpRL06WyoGGg+iw6d1}yR$)2RI^KxW=P{x@n3%CGcp6s0#n9i4-qin4}
z=0>Ggp)6+(uwvQFlK>?$HYF#e2oSu}vT~}*%Vfs?dNZ>3QXo=zkvERnVNRrUfIGSsQ1ajT%gx4^Q5ye*JUwudg_LZ
zU?7
z?kxAAjKxL%3ZnuM
zCGdRZO%br-C;x{kXn*<3VK8<`{z@Gr1La@PEbFk`@Hf04k&li-FG&7x6^Oy|wG@1a
zd?F4Cp>hSa^upwo>mV5+f0|k<>mAiXUSt6s{&k5hNKL|#h^
zV7YwgX9QRw?-_uxGjjPjh?VlA7l2jCpQD_pT8_Vsi6>cpo=z0h%Pltn&dR;%lx2hb
z-5IE#lYe&t#PjlXD-mF$9RENIkFb1IEO^cG_bGvFk>B_nSgU*)?e=Z*+4+d9UB1N!
zl9%L*^&noB>nM%6BHu}IcFP~5KU;EDe(ihkdgNI&@w+B>IS9}zAEmZPpZr}K;PuPn
zs7Ajo=UEZw4Y@BpZUgd9X*nE}>z}~SI3&Lt2I8=Mvm1yb^3E6F_O|?gqwqH-f1A?f
zad}NNjNO&L&4$8+{8Q@XP0EAwVEUeXvlJms$$#4c$!Yl;PXpYSZ=-VOfn0kPA~W*q
z{SbL5|C9DAM@3^fh)xRA3?!Wuho1)KqDa3C5m!YdrA_-3(Pl`xDZ=O`yDNS_4&r{r
zZ#8i1p?II3T`$FT7Gm*M%%x}kfa3c|Nct#Vc@HAK3R5LS{1k8dKqNq+-Udg96z|0Y
z3sl6@t9@88%L(9!BAs^o5Jj*a9zqp!spA=@kkYt0T#-ZdZG_@^YM(|bUU(BB9aVgn
z2oR8AB0G+-$uh^0R(5P5RSKFl6L|unw
zMJDYsEs9e#RJx$Jdmi_tRUvMGNSmUVjy1F^UZRgPFDah-3fN`EKTBYUR{s=>SF*pKU=%
zV~W}|m>yT0q(R(W#gQg}3B@<{(3@1W7K3+Bv1kDlrWD3LC`>B?X*O|Rk#rDlA1L0S
zp~Q?L@pDK%R9r{}&ruoiCnTMe`)EAstUON1x{I=(-Z59@10(eIDL<)#o}2R5VDQ|P
z<$ptRzp`m1h#pE8IvL=pJV;S{DMNn&(Oao)0d_z+L}ikX@*1s*zREAhAnB((cn>1}
zN)^pv4=T^>Mi2qYuc^8|q;y;XVxTfS3JO8W)ik9ER#setNQiRTqlh|G+1ddsVamO;
zAQGnD&ru5A7QrcWr>W&=x7cHe-NROJj604J48uOf(3%I*EY
z(v&sy-li+ZU&cMlP?p3)AydhI3%o4l52q1lwle(*U^&W4@{p@s_TNVe%F5Zm@|9Us
z?i474DLE-rz7!6uNZGjrSh2E?%BvFPx{Uy(%IDRva$32Py6$Dl(p9);<;qjEhgT?{
zWWv!IWd}_PE0qKHp-`o)Uk|KWnO+TEjq;P(2(VV!No8)G(rG6^z0!XSHqR=1Cm_RL(91)};K1iq~c(+R%8Nlns->E-3#=0q>$R|0!5$Rm$Fn
z+cu@Y69Q~kPSCjIlJXzw#a>o!qRZ@1uA(kur}AbHtaK?8*$C;1a-t7c+pU~MM^>&X
zXKNtYqvTM|a83ElCIr!|EPfTlK4n}XMEaFEzrf0Mu4A?~XE$O14pD5cQ?Tl(pMnb6gog&9S@6Wi&gRQ0nMN
z_@pxB5Ag0O1GmB0lyc_?uxX`%7Nq;iSssvlp!EG0k~7L3zkv8qX-t9@M^!H^=}syg
zo!N6%)l$0bqROIt&{eg;8Q4D6q#Lf?O~rOVEbgiS$^iGPI_NSzRNwyrf1av!uLJW|
zWzm`01FE?@px~pbiG&AV)h5b*{Zvswkn~rXzW_L-Dx=v;plbI8V24%D(9x44s(qC5
z2dOqv0UoRh8bV|ts`AZ{3{`c|q&G~Jc?-O7RoyWtM5x+70x?pxmqsZ^RSWw;j8c{D
zLJ-la7zD`k1P?2q0Far!*~2b+ZUI<5fq_0ZULhegj7*RLg1*OOomc2fSoe
z24yTMsw;H>sj6Kk;r66z!~x)xiZO^d(^Oy59-gk+O?yX%YK+!`Ow|Qy5M`;ZPzNhp
zRYhA}j%r>6h`FlOB8cRvHh%}bd{r6!00pX4I)GHD;(rWr&85d1yH40Md4PfJ`uo5jp`Np
z$5yqf_kV%+I@PKffO?fT_1(^@M&p4ssETP4b5131g0b_eL$NU3sQOU?(4=D0`q`{H
z`VJ&pR97esy`cKL45lxt+%`e4RrQVsK%45P=b+H8`hcqWODatjuIRGr@h_p*p&Fov
zuTvGa6j+yPU?tSAsFLQvShwmtrIS}xr>j8hQN5Q5;x*L*0==ph+T;3E7)j#=QthJ&
z$4&fYAP{eqnA=uNAl=wZLF>Z0k~
z1652ouo=}rDU3Z-y-20Hqk0xKbDY#!tspw9=gosL7xfVukhrR!rdG>7^_S}rwVS%d
z4GJFWZ#O}~Q!RNO9=y~mC?WS&@1kzn0d;6Dh(78L%Cmgc&Xl_QsTYa?{MARP#6P4K
z({dQ7Zq0_|VRaY_*b#Lo3nD@4&+1_%SY1QOUWocRTF*k&)4xG7Og#_-x8dp)(+DC$
z9b5~yk?J(+0UlNFy^4DlrB>5U$J8gOR}!lZqFgvm9ZzX!y!tF<
zYYFN+%F9ovJE$~CQa}4C93`u_QUaNxR$PQgs(P<4OrKO2Y(Rjg)QQyCO;a1_zND+;
ze}!I#dK(o0nd(e$NM@=3=MG2N>dqDfpQFA@N1t=m3MYU(bwvR{zFH-QWP$oU>N*sv
zooQrVq<-)?Oc$%S(_Jc2?+AwJQgsI%7eB53k*dKmb;n_tE?2LlC#ynzG5}W2sGHoN
zSE)`d0jN@6p~SOV{bV2%YSbI)2d`BxVguBv-=-rZ^=erJz*%)M&6yk2ztHgHocaqI
zy`5JddIXo!s6Im#ZIfE`KS(yK+a3khqV^5}c0pY`jgT&?TjxTdRsFjT{@T=6sZeQG
zr`3XZN&VpvBrmInoZ+@Z{bm3_r`lr=9CfKrJ_7YC>NGl))U6J=4uz}gE~*21)C*`3
zcTGJ-M-zM1pZLRVpZbrtaC>g3&roCVrh4~!=-pBeMuIn>&UpcngX#ru!sd|r**u7h
zsNee*vD{Yo2Ef=I_2pcskE+kQKx9n)6FueQ>gr+W-BrI!75jwxpDHL!s?D@|PpMy`
ziNmz|@pP!)SEm-i-vjl|aj4Iz6?MQKs^6v(-$~<2#j>;JC;GI)MYHJ$)Lk{2CvYkI
zG*3{Py7_Xv3!=9snbPG08WnZ3eKhmm0OqT4>4CbRCeRr~
zf6eY0=mlsjv~(TP%zOc2pvLoe5D#nOXn{DQ>8JW3Nb?-!3?Z73)gXpyju=4<(=^w@
zX1J#1I&4O0-W&&r)NHB%@2F;mo~0MGfwmR
zd`QM?RMc-x(0oNJQKIIlOz@6twA4~Kq4|v(gGri`O8}BJM`@yxqIsNZ-&75UjGfdx
zpAOzBO{E&dd`)ybY!+w^{0LB}akT;zX@s;m7HjV00+eVD(^$Mz!=$Nfx#j>>gB2Rn
z9|-=8W|axVN=+K209BevI>=tFNu(}7jizZW)N3`1s2s1;T%fL4z2?17A#zqThZ?O7
znmK^W_>~U7Fsxki4SVN||G~CXTk3tC~rQ
zvq!U&zEZxXng1B9^lD5i!RynwPoiWCLJUi(VU^a{%wu^6u=$LTzC99qnb`?hL34p@&y>zc!Yy^SMv!?P$x9YX<#v_
zIYlejJxwqrHB*{|S#Ue8X`w;teN7;}Bo8!Mbc|v~leP^09%>$22BM?3k?KY#?Kzrk
zIcxWJ!>x;U3$^K8wSLt0*{3a}KA)R*ydD1BwP&NCuwPq!1UwII@)js~YLn;)mzVZl
zBW!wWms4}|fcEKLc=yr%ECcY>PEcCmr>*=8Jb!KLAS4fJRc+t}XuB>#{g9SLC&~l0
zUw;6}!`gFHs~yqqp~o~xyPgK`q1rj`!C#nm!*=L}Yul)w6`?)k1(8T?{2B0$YHv~T
z6Qw=016HE7U++e^G1~8A0gh?6pMgTGHbVwpoYo~Ddhyx-8U`n56BfclqV_=zOdr?s
zX%c!uYnTmUlD0b(ddb>)`rT8s>L(zQstu>cOAV*8L4DY1+g>VCmYuA44xg
zn@gRjOl=UA$64BjAAn_R&m4x^9PQGt5mK)9=U`xY+CR5KFJF6yO1%Q@PYD2p+T0@u
zqDY%ge;~0~>%xGC5^Ym1OqXhF>DN51?RXic%d~4~K`Pf4&{j~PT~GsXMjQ4qL@Ko!
zswS$mZhdf6t)03FUXAv7I+tFn%{&J6I<1ao$@N;@R}eX?T}fTd2JP5fT;@6L&*z|U
zUTb%Uu}1C3OQF!D?VS%^v$n1bQMYK9q(b3>_WW6>U(_C43(%_l@G?M~cHb(1c5PNW
zBrj?6iec=s_OU0S-k~i{LJ*zW*k9qjTl-uDh*!0T-UqQqTb=>Xr>&s|bia1{)9`Rz
z8%N#A8`_<67`v&xG9TcU)|Vdr0qtWn(-_o#LfzLP?cX`z4Qng3usNdjHv+q@ZJ`wB
zj`kQO&!gIV7Q`~9U9}4$H>$LuurF;
zhOnFN^Z(u|U6}zQ`*jPV!Sm3m=zOxLuCx~-UOE%~H70M}Yh2hopmWOs@X@7Ef7e&%
z@G2Nb&hU5t@F7$cY1I0bQ`Gd$k(kr1d#$=$O!xu>H=tQEYj_u
zZd0-DIvpn~(M9Zqda2I58oblGJ$t|_(^;q`RIcOF`&Xf}FM#?P-J2D_Ds?T?rl`^_
zY=>mEZnGVFHM+|4FjlL(90|!fU1~F;uGgiP;lj@9ByUt1ax9$*CpI3E@UxtSs-I@d_T+_Wp&wQ_L
zVGgi9UBelGew{lV47sl3Qx0}R*Q|hto4VLqV7GKH4MJf+r&R(Q)Wv@dY)JRRR@fZY
zmD22bL??2A`fZ)P3nF)PvuQ~f)g^Vn%3YlkZ448-Sn5Pg>Ml|D?w;t3Xk>b~xGPY@sIO6x$J(LJ&qRvzk(^T2b|d(wLCq<@MMC1-sl8^&DpZPaFR)gOBs
zj`r!>w}I%U4-_F5cYWyZ(A%%SN5?2U^k=DQ;i;MPw+moh+qz2_QuIH=!3=X3(}AJb!cNFV9~UZ7r(3cbVncV|K5h@MGb
zW(4VH4L~GVznt>c5Pc%uiBSDn8e4_wH?kRdc{ugj_F^czq1gl@1sOFPG3i#qQ>jD(s(98|3B)`CF)Pzh2(L4K|a6<
z{q$Z)Ch2F~AepR>^M~ma{kw+|ORE00)H^<=GPw5-vaFnJ`qm4FQ-}n-+4E-1l
zK{EAabXqb?zj`%z+4}77U^++tfL^>@eI9kC3-m2T@Ls65Qk7MtpMMnUrTTB^Xz6MF
zGHUdc>3$Qk`ddB7_5eClIX>7$h}U9B&qN~1>K)c|9)`sb+`a8}>>4M2lFg_;59
z^#6Vcf9LgIQ2N@a51N9pCVeU8gU$MnsT^<7TYF&of_{wZoQwLkd%KZ`1oy
z8q=F;|&;j-SB4rX=e*JQ(Hr{0Aop{{zi|`t{lj@UH9cc>}wl|BEvJoBE6-#Cc1fv>4cc{x-e0
zgZhb!z=rfG{{Rf@1+*=V=*yY`ZtFX5BbGb*17Xk`)o-M6$(X+F9Kg8#D|)2v>R-Yq
zqOG>;1~ETEj>kYRHxF7t@t
zU+QWG8B*oIf(^`ZSP3&c{w(yu4gaJ3Gr~|oyHlj$FDt-NLwp~+M;Q|6Fh;Z?mol9g
z!}|j8jv3Oq0I`O}V<5&EHq(|BZ$tECLwhf5W*RKnP|q?J7*J5X4!-NqVju42kc9ch2xV^>oe~w$Q}A(eT1s5NR@8qTXS%;mKZjZ!u(~
zLga$s#yNnC20;plt%eJU0BweKKf_syC4-3$>R&b_Qv}*bfMI(y-|fT+y^4mIfX74PKPHJusB4fP$mZYct|>GAi@Ib2gr#rDUIRZw3_H
zjDev5?#BK_kn}VjqC=Bj#;!}iyp4Ud2>2SeY=WMj@dE8!{>Ca__&a3GC<8ChsGGR}BW6}Q*#8Knc+0ctIPL@LCnDN=S;V;(M
zCWK^yu~iDmL}PUTM2;IzP6JCe?pX^g#rOmru}C$Zat257}vF;P-
zRT|~AY*!h}sC89q^!5U%GumlJTW>6S0KId@md|13ym9kaP-ry9Q+m*1TpS2v7mSN3
ziMnXyQrXgO^rlAZCF9feki2aCl>?D3V?rxpxnlh1OYpjlr>VVo%{b17hhF0|ly3DI
z*%aUnFgV#?b9%+)lX2F32C*XbC{
zev=E`K@XF56ajjhu2T(k!1TsS03TCpIe@>3L*w6rrpq)t3ow1khoi%$#eV@iVyd|b
zV?m}*HDQP)IjzH~=iew2XeZOq1ztsArjK9)g!`dZG~OIi~wNf#sP@luzWF
z^1j1G7npkPBiusMMw;9enQZqFQn6`z8$v2EnW?!_YI=VQz-iMWS~$y0k$Es(Zi=Bo
zv%++gnyF_@=johdrD?%l7^^ZFPXntqt)~-2HKx1&ty!iL>fY6vYAFe>H(mS};H>Ep
z`e3lZltPv8In$@70nVFZeuU{p)3QvcH<`pu@ZM~Cg*LDj(?M70T`+yQ2a*>}i)p=X
zH@)GAn|#Ui8XZr#Y_i-0=rH9|$E?%zSq+SJnI5GV;fiSomB8Jm;{8y#YWlSe#2(WQ
zI(&T1^!n?-dQHF5nY}*KRRyqq(><#AuA7pN1KcpR)x-2nQ_@bDzGbpfcWc13Clg@M
z#3c10)7(Gc@3v`*Ixcri8xH{+HE|yYHfGvN6V!22R3$vzH7)xJ*Dzsf@c?hqB%;Z|
zJyT&U98H;ipq|dO>7UsE_f2!?Z0`fpwgi9~lXokK4^6iuP;fL$sD0Q2Z2=p8brQB@vjewXf9klCdcykPTcnkj~uhZ7+ZZoWjNY=k*y
z9k57q!)-(sZC+Okn=$5F-q1T{E`J-b#F;a5AQ^9Nn}n4F^Slx$B%1%-1>$jYH9dSu
z=FK0$bh6q1GOVPSpQf_M$ld|@-qyzd-9x;dW)4;khG`l+(a)iw~b&6%{1
z<(P-437cmQr@2hNc?}g!1?F}!{1uviq5edXIgi?sCFZ0`NS2y==xqII^S26kFEckL
zfLLyxM}=mEIVBSws?2#*-&UKC(yvlu?#hQkt@#yNjO)zd^cvQin<>t-=8H5qYB0~T
z!Pq(T486XsW~~kiZRU6Aghsph-Nz8bCG%No5M4GSX~rXL&MSdlr#a#s5WCFN8emt<
z9)|(C&Goe0Uo(GAt+HNo`7jI@B(VVENS%R(ve&bTq@)(nV8JKT9h$Li{bMR0kZiRM9gL
zV0nEmh=(k%XMq@O@%jd)LoE6JPzbeLpj!}TIY2vexMd+qx7iVvPw4lHw4~7vd(=`)
zBbZo=WgCcb76r8><1Nop=8<4YFat}psA&N_ZsCMN;e@3t4*{lF#uorfwagKKchd6t
zd4N-vvOwsiS)8aiNVoVe1D0V~zZ;U7mb!cx%d+@P0L!-Qx&x47*`xr-wfHW9dXZ%Z
zwbY9(o9zH47L_Y_rIwc-gO$^k!CknpGD|l-4CR(*XmVa{;eCtXYb^4$kgT;-y#dKO
z%N!|;)m#2}2|=8-{JRh$4HoZ1P-wRF(!r$`i~lZ2Ua%~s%I%_MFa;v5mhH8`+AI;G&+-LTpHr4uG{T;?)Ki<{zQuPd{5`PL8-UGN*3rz{#ab?gq^mXV
z6-e&0W>kUaW*uY0w7c~)>I?6;K1QuM4{O~XU_RDvB|P|A|7U*y6+7Z$T
z>t_prC0P?FAy2lxLUn4I)u9`b=~iD_o-(Wedg*8tc2W
z5JatY@n^77XI)L1c)hiQcEhvQvpx_4T(vHvgLOUDMXnIJW=)|zyw~~%9X9E+_R;nATMuP}ciqZnLh`2d6FNn6
z%lcyycmvjdX{Q{t^64ObiyA3b`V<6tKX40xSYMr4I6JyrdYJ@v(71CMv
zyH*bEM-$e9-$9(Tu3Q3a${L;w-n5l{4OZ@3|Bi&e2iDB5L7cH}r%e2zbq#e79BpZo
z=sMdD?uLkqt!NaOtL@qrfPFUUQrL8}#il@VziomBD;~Blix7mT&70=oUbe?wLG-pc
zAA#fn+szPo@UeYP)tRqNTnEh0)=ss(zpZx}hzD)U^5H$e_6dC%eAs5CU+jp@BN{e?
zY}=`v3${7Yn-gN&;|;f=w*Ay@53^m`1j%q)Rs(nuwp#j&FOfDgrJ6@=A!`AmY%Y&M
zB-)n#8zPIbJ^3OW9kb*(rrrGr!#C@OL1YD
zwijCfvTO}TTv4{IYzkI#Y@bsDI@cCLov%FG9{Qj)-?rm5h!ojsw!?I>EioEVm)IVm
zva{3{OC6BYwnwR9T4vMGpNuHCndn)nu(dkE-x=F}3$RKXe;qtj*)nu6U2S`me()OG
zo>YKZTk}`2QfKS0g3Wqc45eFVZBp9R8f>d+mUYh7McFupwIRLH3Rx>
z%)0>BZDLy1ZrG~+#)aLq{Y4euEgSP8^agD06L2(W3!=Ab$mTKyg<;#(6^LcT=1HB|
zQQM;ogga)t91M|hTO+-H@CguI?Y)&C?z89LhMv3q
zgK31j-_D|QEFSh>s3i5Y|C
zg@xNw>9vTk@1Tc0(%!!T#G`gECqx}(-$p4_wEfn{;KkV0v?Cm|Z|1^7tX)qZi^SRg
zZHGv_yy`{rock#rD;oLcPS!{tc3)_5*Yd;@QJ!@tpmW
z$DnuKUdDn#qkSoL>znLP(07(F~}EIbjQPCJN1P<9U^YQpO-@hr7_+P`>0ENz~L6X
z4?YgxQ~mDiaG3hnehwNcV*DMxDum604sjd73vei*(+!6md{%>Z#No*}I0|xjUIz7G
zhk10%LmVQW058x70`=tSkwi7kq*^V7#(%!oePmDhjWzSMmv<6
zpcmutJEaxJ9OirkUaUjA8?ZPBAuX}-4lj-%hy;hqAXqu!U>pN6$w5Z-bh5*`5;#h6
z_~^fl$l;k!Aac^-wfCWZ%HbXQ9nu^Y(nlES4pmhAWH{`KfnKIVmIb^lhrbH|vK^+p
zK+JKt{s#1N9o*?>%yVd^iEX~axByszgDcI13mryZhKCXdM_MXN9hxTqPXC{y>kg>0
z?BX&cmdF+E<|?UWYG%dVdx)i#W|@{+YMQpkSLVt@5ZTI70YL!=$`Dkx3d&GGh76gC
zvIN;8Lz&<2^!?%K?DM|&eV^xy=jC(qq?IVwX)ZNo@|<>4QIYR-f(zmur|LBb{;tzs
z|20sYe(?jb&`C!v*&?S8>7~5q>`u!4xQ9baNB%J;wB(DfJ
z?gY3hOs4_*HKEQ1mzgZ=IS!B_{DImjsY3S}@Y00ali)91Xgv;MhVXYvSTluAz661pz|FEnJ@nV>!a7jv(d=V~haugq^h2UEI1F;V<8VS1Y{p2^8vtPm(~a7aG2XNQ2Pn52!yB
zc5DFlNXVkZvr$+|$;o43!yV{75mwg%Gzo9B!D|*4j>AfeaFlv$t-|bsAhrpUN+HrA
z-1G)`&xD()o!KdDxCX3C`0;*(+bxW)hh&eiFAJboIGg5;eZu$okn9)!kO|^*;XP~E
z91yDMS$ZMd=?*X`eEJGEWJoCd0AN^nb^(YZ!bg;xycDjaGmx)@b-9<5UMEi(nEp-w-
zM9pskc#8f^L`Ytu>699Ii@vOa6(7-bU#Rjw?oM<`ie=(xx;}E$h
zGVcX;Nwl8+SYxcnM9ZlDix=^PP)HC>b|a+ABJDYdB#Or9Z+0Y!+}?%c716pG
z5V6C+Cwl%mK(Q$FJ}#w1
z^nwN}rJ_!n&6kNrX&`!Ev}6GHtU~nQ4OpoZmFUAQwX~615LtcpUq38e&L?4MZ(}{^j(P^4*J{Ae6N`4|*O0EAEk(jQiRkVE#ur`q+
zeG1nuDxfh$hiE0$0nbGHsbSM88XN)W63wD@saw=Qr)YXbfpoIJPc*g}0rra&v}L^z
z{mBDyQ1ser7#k9ubOCQz^kyos5z(KEze#fP_i$A>z-Vt#t1?VBZybZuhtcZrXxA=WJ
z+2JF$^M*}d@kif*=qLVrIRZQ?9(Mxon0SIFngQZ46T}iIKJx>xAn`t`eS^h+<-+uF
z@#_yEc~TriYfp&yHZAF)VsC0Qg^8W1z&R!UmhNY`IQp%YHBKCN
z5(@F+Kj=fQ1o0VqZ!e2iFTtHi6ffP0Adf8&F6V@1w>`
zirARC%c)`>9aKycM^mkqE&q6)DT%rzuGfKgTbxZvVvabj9ayf|;|WCWh#Qte;jTDc15h9~{SCxI@nbSpBp#;q
z<({~Q4kQ$d&FSGQ5u3EYN~w51mH%bp$D_D
zqqvCL^pC|}Nl@2$_TtsvHu#VkBLWU3mF%COCd5L&gR0{r1fs)eT$+vmT_xGufw@WaFA>XO$?mrS+$A4mO>fVw^^ep*E
zv@}Tdm9VHCeN?jdzj3L>p0zM3{)EFG|MDfyGPSodlL3nf4e~E=!KnA)G|X<@o?f
zk}nfr^QxqPw(@I|pgx#RmK?JKNRhlZ1-(>Bc?+;KiK!_>(k1286wQ>3mVtO(vWGVI
z8xmLQDBYASrY2C9Bw-M-+>&@vkNUPGpBg1
z0bZemlL4DWk{_+0eowMB4eG^`52$xoBH5Y`w`Gzy=u43MlE0e3E0@gv1)xF_Q41@T
z5;IDhsw5}YL!?>~MLA!MWF5U~wUSe-fYnJtXed!HsXqjN4U$uvq5eqn(|>&_N%Pmh
z9!qwagV!X9qxGd(GD01K7Rmo;fY2%lbcTAHWcn%a+9d}n5pIX%=b7L=lSCZ>uTye_
zMrd7)Ly?;Y;T=E4Sft`?Sq;I4rC3mTSo02%wrg%td^dL=n;-ogjHyT1_L@Gt#BBN<~UrDTj`do|*+-v~)2o31_7i)NVK@t?EY*
z=cPpz5V;@?=71O@Wf&odi_-7jM-Z2!#k8`=O53P66DPevk7>L#svA}kq?`UL0HjgW
zu}+l!O9?@e^agz~c13!M&Nf|@GN}5zCT*n?b;;8GZ$l(S>K_DRs&scg+@?v3Y1dAd
zK1qf`hIHaOuuSRpFksiEew65DN!L-)lr3HU3<2Jf&KZMxt~4(T>Uq*S`T_E#l5AiF
zQp4BKE0q4E0w|K^NugIFO`@Y9rP76B7%P*`pe9L$w0kkIN@>K8kgSrDB~*=h7qem<~!G$iN$tj?97Nu+)+&;aAf8slZ01AJ7D6Oe!w}7?(DG4&H=x`T^X?
zDQPbis4lXdQMi;tvO8Y_bCng|g`}Hol)k4tEX#`n(L?q(9l-UJ#qNMVFIj;Py!*=9
zo&ocd`EJLB9hEs`!AgKkMr%l*tee)eAlW#b8aOS})7o=J=K2m4B4w%%VLD1yLv5I7
zSrLs7&&tlzA&zshDjEQtmw8k|?}E&oQvMj(SCm{{lqJ$>m`k$j8YsldrjHE`
zQIGSXZ1Jyo>Cmbpzp@`-Gx0lX$zV>_%g%e1b*T4YsC0Ijm9K-g@P
zc@IPHsjT@i6xwAADV7dd=U(uh$tIRVvQy?xx3x?5^1s%<>?0O6cxmY3Fm<=3n4%K=y73)L+Q_zJti1Y_}t>c1YGww{BQg-3pNr*=ky1U&_YL
z!|f~C{xblhvREa+m@KazlH;{Gc3|r+oS``16v7{R2I3`Gzkb=_9}JCNN+5Ch8gc$!>3bB;QJ#RIvPrH@qL0Ut10jC*;+huyRr!
zM;)b5`TN_T9wyhbVe^#y)0Gejmv5zRc7(hv4cHlZHsuDa
zW;1vh@(*dp%arRW*S{{ev_dR5~4EAekjkKM0X*`5%qA+FSDR9uRNKhpq$U
z$WxX8z@3d6a-N$Po^GciF`*n
z^h)I$C?_hDPtX#3Uv5OZVY&Rb^&nQrwHClCIGxX@{j1V!xnk>+wjmTFQh|oZSvk2@Se&|Zy|_wd5jLk4tXFo>Ym99X)x9;H!1+=
zksDEKwO798bAUei_J<($%Lm5+p3C2(p6Y=75WVOx!}xM;;SYFVCD+_(e}
z=M*9XY@Syv`UKbo#Y124ViX%s0*h6AX9p}!;n;<%jaMwC^x(3>W*)Fag$o;|lN24a
zon29sehT7M#XNr)OIAEz0`(Myhc&QN#U$kgX^LU0ozfNBCV&jZXCDG&D&9H_$?J*?
zno!+PaO+?!OEEzo8fGirp^Ltyi0c5jt*D|jG)J+b1CH_(ZZ7y$@)dbBtGlCE`WB28
zC?0!*Sg7DFgh-L%F!jCfDL$efwOApfF+{1Nmkobq3eSIm-B;8~VY6H@{T^;lh2jV5
zXH_bWwik~3rW<`HB{Iw_^QcJy6p`#-?ZHmlnh&)vUQ+m*@xJ!jYhvKu}q28%rGy-%f
zjJ^P|TXDf1SdSu!l4)h{R}B33mp>GjC;=HzG)>1f3@S`1y&F=zpn=S=LhKLT
zh{B0dhnI>Ya{)#b2dU>crUBb!ShvqN!yE`(y|4_qe^!g)gDt$
z?F8^wI&Q=b2~e)4A16?G{~APslwwNZf|Y;uz}N|8k3E7vsr;3WtA;4MCjdf~POD%u
zOxb4!^>F15CPX5XX?_5wm4(iTEK+Ip4va-9m($N5t^AFqP-m5$UjUp_`o9n21*M@K
zR$`RrC|SR#Tp0tmmz3Yra5h%?f{LFwWf=9PE-PnELNZaQ8UvQ3JV@KpRi)8oNM2Ji
zy?`YvuMNRpic-$TrKBp0h2W(tyJ<3+p*%pHg-qr5^p0IuKB4~g4P|i=^lmEOH-<=-
zvin0sovpl;1Ib&;2XxLcN11pP#9XDJ6(CR9O%2+7<+s#-xuX74t9`2Mng%QF%DW~29m>Hh5T7Z3c7sT#az33^=~9Y*fR%1#T0Ok?
zD!+IN$v)*#YP|F-k5S(9T=|0=^ahlpvCtb-KBC#+kg`&M%N$moUJv3+wVWF$KhMRmJ-t
zMyPtI@p)QRvje6hRi^YyN2&hKN4U`{;TMSPoQhWka9)+v21gfE&NTdrQT@6c3KvzG
z9k3azs+~YcajJQDfyJvnIS7!Tnof~jR)taKk*F%7*Z!(%R0F+hs&Y$sNLI0FhfP&|
z^9l-SsvoZ)q;%EoJCMv!y-kytOx0Jlz;37x&^~rkmBfTXma3%?>e(vWVd&jbwMKw=
zTh&44TGs?4JRXX-?-l}qUheDg`
z6@ByiRP|X1h#jg0RQNqp1=1`b&MP8PsL$
zSH;qDIH2;RQP>Mr0A+H6s)&0K8B&=og8H!Poll|nQuPLv@vl_Y)c71#?W6^FT=nEn
zs86Uq-2`k>WlW{)lq!=tx-M#$nXuxj?vICvn>v9`rXE%^Xprize#;)jBWio9Nj%hP
zH0kwGCxpPCuiBB`Vn4ODF^EUitLRMBF}3qC@PgH|mf@n0tG}NO-U;
zhNy2)njNaXOC!lJwI_8XPO0O6hlg-=5f!}=>J@K7se8ItzYYy~YRNg4&vLn;3O9Eu0tC9kfkcQeQj|UaUHsQinKo
zC2g4T>L1rZBtfmC3C?BpZu&J7)%*Vk?@8)k=;+rK^=!&;ud1`kpm$AOP5Vl+dg*CI
zmZDxuJ@{00g9;&~sbA4sm9D;-41XEwoAf?ps-Jnl(M|O+XDDQ;V`=c0t^SD;-COFf
zra|(y`XkDaa?~ki@Sdywd<1%VY9rd!^3~5v;Qfxe`aH0^>I4&j0(C9rV1?=>K>$T+
zDHT-r)RCXVL$Nw%8x%^^KhpA4st$L8u`;#Kb@;olUP6m%x%yuksIC9nWR0Ftap4)+VSTmba2Y1a~4TwiHcHcw6LsP8AZS~YJ3V?ZOf_?X%}6043(#bw0R(CmyatgV&4qP{<%DJ_mDMLT
zdNw3OG{R9#^5hO^Dm9Nk~Bg(V0A^aftsRMHP&IkQZ#O9h&omCED#_~Gl$Zj
zOpR(W6s~K!dtmH_=D-qX17
z;h|Xb_H6`Fq8XxL)P2pijZiPwWTwJqh2~E>s`NnPd=%GLt?BZBWR2$1rx2;ve64`7
z1`V59a}PCoy4R02zga=yiN>3j-zLpFYKXLIV#6WQrYUKM-cya<2*#di*8B_5srh9#
zB)c?M=YrR-xlAYcUTD}?fDLPA8Y84vnxYYaagCQXcvG6+w&PM