From db89b9427c74908d8a0f70b4ee0973c1b8637e98 Mon Sep 17 00:00:00 2001
From: =?UTF-8?q?F=C3=A9lix=20MARQUET?=
<72651575+BreizhHardware@users.noreply.github.com>
Date: Thu, 3 Apr 2025 10:12:51 +0200
Subject: [PATCH] =?UTF-8?q?TP1=20d=C3=A9but?=
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit
---
.gitignore | 4 +
TD-1-test/.cproject | 173 +
TD-1-test/.mxproject | 25 +
TD-1-test/.project | 32 +
.../com.st.stm32cube.ide.mcu.sfrview.prefs | 2 +
TD-1-test/.settings/language.settings.xml | 25 +
.../.settings/stm32cubeide.project.prefs | 4 +
TD-1-test/Core/Inc/main.h | 83 +
TD-1-test/Core/Inc/stm32l1xx_hal_conf.h | 318 +
TD-1-test/Core/Inc/stm32l1xx_it.h | 66 +
TD-1-test/Core/Src/main.c | 263 +
TD-1-test/Core/Src/stm32l1xx_hal_msp.c | 151 +
TD-1-test/Core/Src/stm32l1xx_it.c | 203 +
TD-1-test/Core/Src/syscalls.c | 176 +
TD-1-test/Core/Src/sysmem.c | 79 +
TD-1-test/Core/Src/system_stm32l1xx.c | 428 +
.../Core/Startup/startup_stm32l152retx.s | 413 +
TD-1-test/Debug/Core/Src/main.cyclo | 5 +
TD-1-test/Debug/Core/Src/main.d | 52 +
TD-1-test/Debug/Core/Src/main.o | Bin 0 -> 718172 bytes
TD-1-test/Debug/Core/Src/main.su | 5 +
.../Debug/Core/Src/stm32l1xx_hal_msp.cyclo | 3 +
TD-1-test/Debug/Core/Src/stm32l1xx_hal_msp.d | 52 +
TD-1-test/Debug/Core/Src/stm32l1xx_hal_msp.o | Bin 0 -> 715336 bytes
TD-1-test/Debug/Core/Src/stm32l1xx_hal_msp.su | 3 +
TD-1-test/Debug/Core/Src/stm32l1xx_it.cyclo | 9 +
TD-1-test/Debug/Core/Src/stm32l1xx_it.d | 54 +
TD-1-test/Debug/Core/Src/stm32l1xx_it.o | Bin 0 -> 712064 bytes
TD-1-test/Debug/Core/Src/stm32l1xx_it.su | 9 +
TD-1-test/Debug/Core/Src/subdir.mk | 42 +
TD-1-test/Debug/Core/Src/syscalls.cyclo | 18 +
TD-1-test/Debug/Core/Src/syscalls.d | 1 +
TD-1-test/Debug/Core/Src/syscalls.o | Bin 0 -> 83420 bytes
TD-1-test/Debug/Core/Src/syscalls.su | 18 +
TD-1-test/Debug/Core/Src/sysmem.cyclo | 1 +
TD-1-test/Debug/Core/Src/sysmem.d | 1 +
TD-1-test/Debug/Core/Src/sysmem.o | Bin 0 -> 55888 bytes
TD-1-test/Debug/Core/Src/sysmem.su | 1 +
.../Debug/Core/Src/system_stm32l1xx.cyclo | 2 +
TD-1-test/Debug/Core/Src/system_stm32l1xx.d | 51 +
TD-1-test/Debug/Core/Src/system_stm32l1xx.o | Bin 0 -> 711516 bytes
TD-1-test/Debug/Core/Src/system_stm32l1xx.su | 2 +
.../Core/Startup/startup_stm32l152retx.d | 2 +
.../Core/Startup/startup_stm32l152retx.o | Bin 0 -> 6028 bytes
TD-1-test/Debug/Core/Startup/subdir.mk | 27 +
.../Src/stm32l1xx_hal.cyclo | 25 +
.../STM32L1xx_HAL_Driver/Src/stm32l1xx_hal.d | 52 +
.../STM32L1xx_HAL_Driver/Src/stm32l1xx_hal.o | Bin 0 -> 722596 bytes
.../STM32L1xx_HAL_Driver/Src/stm32l1xx_hal.su | 25 +
.../Src/stm32l1xx_hal_cortex.cyclo | 34 +
.../Src/stm32l1xx_hal_cortex.d | 52 +
.../Src/stm32l1xx_hal_cortex.o | Bin 0 -> 728692 bytes
.../Src/stm32l1xx_hal_cortex.su | 34 +
.../Src/stm32l1xx_hal_dma.cyclo | 13 +
.../Src/stm32l1xx_hal_dma.d | 52 +
.../Src/stm32l1xx_hal_dma.o | Bin 0 -> 719564 bytes
.../Src/stm32l1xx_hal_dma.su | 13 +
.../Src/stm32l1xx_hal_exti.cyclo | 9 +
.../Src/stm32l1xx_hal_exti.d | 52 +
.../Src/stm32l1xx_hal_exti.o | Bin 0 -> 715272 bytes
.../Src/stm32l1xx_hal_exti.su | 9 +
.../Src/stm32l1xx_hal_flash.cyclo | 13 +
.../Src/stm32l1xx_hal_flash.d | 52 +
.../Src/stm32l1xx_hal_flash.o | Bin 0 -> 717264 bytes
.../Src/stm32l1xx_hal_flash.su | 13 +
.../Src/stm32l1xx_hal_flash_ex.cyclo | 31 +
.../Src/stm32l1xx_hal_flash_ex.d | 52 +
.../Src/stm32l1xx_hal_flash_ex.o | Bin 0 -> 730528 bytes
.../Src/stm32l1xx_hal_flash_ex.su | 31 +
.../Src/stm32l1xx_hal_flash_ramfunc.cyclo | 10 +
.../Src/stm32l1xx_hal_flash_ramfunc.d | 52 +
.../Src/stm32l1xx_hal_flash_ramfunc.o | Bin 0 -> 716128 bytes
.../Src/stm32l1xx_hal_flash_ramfunc.su | 10 +
.../Src/stm32l1xx_hal_gpio.cyclo | 8 +
.../Src/stm32l1xx_hal_gpio.d | 52 +
.../Src/stm32l1xx_hal_gpio.o | Bin 0 -> 715900 bytes
.../Src/stm32l1xx_hal_gpio.su | 8 +
.../Src/stm32l1xx_hal_pwr.cyclo | 17 +
.../Src/stm32l1xx_hal_pwr.d | 52 +
.../Src/stm32l1xx_hal_pwr.o | Bin 0 -> 718144 bytes
.../Src/stm32l1xx_hal_pwr.su | 17 +
.../Src/stm32l1xx_hal_pwr_ex.cyclo | 7 +
.../Src/stm32l1xx_hal_pwr_ex.d | 52 +
.../Src/stm32l1xx_hal_pwr_ex.o | Bin 0 -> 712808 bytes
.../Src/stm32l1xx_hal_pwr_ex.su | 7 +
.../Src/stm32l1xx_hal_rcc.cyclo | 15 +
.../Src/stm32l1xx_hal_rcc.d | 52 +
.../Src/stm32l1xx_hal_rcc.o | Bin 0 -> 725184 bytes
.../Src/stm32l1xx_hal_rcc.su | 15 +
.../Src/stm32l1xx_hal_rcc_ex.cyclo | 8 +
.../Src/stm32l1xx_hal_rcc_ex.d | 52 +
.../Src/stm32l1xx_hal_rcc_ex.o | Bin 0 -> 714796 bytes
.../Src/stm32l1xx_hal_rcc_ex.su | 8 +
.../Src/stm32l1xx_hal_uart.cyclo | 62 +
.../Src/stm32l1xx_hal_uart.d | 52 +
.../Src/stm32l1xx_hal_uart.o | Bin 0 -> 764168 bytes
.../Src/stm32l1xx_hal_uart.su | 62 +
.../STM32L1xx_HAL_Driver/Src/subdir.mk | 63 +
TD-1-test/Debug/TD-1-test.elf | Bin 0 -> 705328 bytes
TD-1-test/Debug/TD-1-test.list | 4733 +++++++++
TD-1-test/Debug/TD-1-test.map | 2796 +++++
TD-1-test/Debug/makefile | 94 +
TD-1-test/Debug/objects.list | 20 +
TD-1-test/Debug/objects.mk | 9 +
TD-1-test/Debug/sources.mk | 28 +
.../Device/ST/STM32L1xx/Include/stm32l152xe.h | 9022 +++++++++++++++++
.../Device/ST/STM32L1xx/Include/stm32l1xx.h | 299 +
.../ST/STM32L1xx/Include/system_stm32l1xx.h | 107 +
.../CMSIS/Device/ST/STM32L1xx/LICENSE.txt | 6 +
.../CMSIS/Device/ST/STM32L1xx/License.md | 83 +
TD-1-test/Drivers/CMSIS/Include/cmsis_armcc.h | 865 ++
.../Drivers/CMSIS/Include/cmsis_armclang.h | 1869 ++++
.../Drivers/CMSIS/Include/cmsis_compiler.h | 266 +
TD-1-test/Drivers/CMSIS/Include/cmsis_gcc.h | 2085 ++++
.../Drivers/CMSIS/Include/cmsis_iccarm.h | 935 ++
.../Drivers/CMSIS/Include/cmsis_version.h | 39 +
.../Drivers/CMSIS/Include/core_armv8mbl.h | 1918 ++++
.../Drivers/CMSIS/Include/core_armv8mml.h | 2927 ++++++
TD-1-test/Drivers/CMSIS/Include/core_cm0.h | 949 ++
.../Drivers/CMSIS/Include/core_cm0plus.h | 1083 ++
TD-1-test/Drivers/CMSIS/Include/core_cm1.h | 976 ++
TD-1-test/Drivers/CMSIS/Include/core_cm23.h | 1993 ++++
TD-1-test/Drivers/CMSIS/Include/core_cm3.h | 1941 ++++
TD-1-test/Drivers/CMSIS/Include/core_cm33.h | 3002 ++++++
TD-1-test/Drivers/CMSIS/Include/core_cm4.h | 2129 ++++
TD-1-test/Drivers/CMSIS/Include/core_cm7.h | 2671 +++++
TD-1-test/Drivers/CMSIS/Include/core_sc000.h | 1022 ++
TD-1-test/Drivers/CMSIS/Include/core_sc300.h | 1915 ++++
TD-1-test/Drivers/CMSIS/Include/mpu_armv7.h | 270 +
TD-1-test/Drivers/CMSIS/Include/mpu_armv8.h | 333 +
TD-1-test/Drivers/CMSIS/Include/tz_context.h | 70 +
TD-1-test/Drivers/CMSIS/LICENSE.txt | 201 +
.../Inc/Legacy/stm32_hal_legacy.h | 4422 ++++++++
.../STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal.h | 995 ++
.../Inc/stm32l1xx_hal_cortex.h | 437 +
.../Inc/stm32l1xx_hal_def.h | 199 +
.../Inc/stm32l1xx_hal_dma.h | 651 ++
.../Inc/stm32l1xx_hal_exti.h | 315 +
.../Inc/stm32l1xx_hal_flash.h | 411 +
.../Inc/stm32l1xx_hal_flash_ex.h | 965 ++
.../Inc/stm32l1xx_hal_flash_ramfunc.h | 116 +
.../Inc/stm32l1xx_hal_gpio.h | 333 +
.../Inc/stm32l1xx_hal_gpio_ex.h | 203 +
.../Inc/stm32l1xx_hal_pwr.h | 483 +
.../Inc/stm32l1xx_hal_pwr_ex.h | 115 +
.../Inc/stm32l1xx_hal_rcc.h | 1895 ++++
.../Inc/stm32l1xx_hal_rcc_ex.h | 1027 ++
.../Inc/stm32l1xx_hal_uart.h | 909 ++
.../Inc/stm32l1xx_ll_bus.h | 1100 ++
.../Inc/stm32l1xx_ll_cortex.h | 637 ++
.../Inc/stm32l1xx_ll_dma.h | 1996 ++++
.../Inc/stm32l1xx_ll_exti.h | 1015 ++
.../Inc/stm32l1xx_ll_gpio.h | 987 ++
.../Inc/stm32l1xx_ll_pwr.h | 718 ++
.../Inc/stm32l1xx_ll_rcc.h | 1796 ++++
.../Inc/stm32l1xx_ll_system.h | 2007 ++++
.../Inc/stm32l1xx_ll_usart.h | 2521 +++++
.../Inc/stm32l1xx_ll_utils.h | 270 +
.../Drivers/STM32L1xx_HAL_Driver/LICENSE.txt | 6 +
.../Drivers/STM32L1xx_HAL_Driver/License.md | 3 +
.../STM32L1xx_HAL_Driver/Src/stm32l1xx_hal.c | 570 ++
.../Src/stm32l1xx_hal_cortex.c | 537 +
.../Src/stm32l1xx_hal_dma.c | 909 ++
.../Src/stm32l1xx_hal_exti.c | 547 +
.../Src/stm32l1xx_hal_flash.c | 723 ++
.../Src/stm32l1xx_hal_flash_ex.c | 1870 ++++
.../Src/stm32l1xx_hal_flash_ramfunc.c | 640 ++
.../Src/stm32l1xx_hal_gpio.c | 546 +
.../Src/stm32l1xx_hal_pwr.c | 650 ++
.../Src/stm32l1xx_hal_pwr_ex.c | 158 +
.../Src/stm32l1xx_hal_rcc.c | 1394 +++
.../Src/stm32l1xx_hal_rcc_ex.c | 447 +
.../Src/stm32l1xx_hal_uart.c | 3790 +++++++
TD-1-test/STM32L152RETX_FLASH.ld | 187 +
TD-1-test/STM32L152RETX_RAM.ld | 187 +
TD-1-test/TD-1-test.ioc | 158 +
TD-1-test/TD-1-test.launch | 86 +
177 files changed, 90633 insertions(+)
create mode 100644 .gitignore
create mode 100644 TD-1-test/.cproject
create mode 100644 TD-1-test/.mxproject
create mode 100644 TD-1-test/.project
create mode 100644 TD-1-test/.settings/com.st.stm32cube.ide.mcu.sfrview.prefs
create mode 100644 TD-1-test/.settings/language.settings.xml
create mode 100644 TD-1-test/.settings/stm32cubeide.project.prefs
create mode 100644 TD-1-test/Core/Inc/main.h
create mode 100644 TD-1-test/Core/Inc/stm32l1xx_hal_conf.h
create mode 100644 TD-1-test/Core/Inc/stm32l1xx_it.h
create mode 100644 TD-1-test/Core/Src/main.c
create mode 100644 TD-1-test/Core/Src/stm32l1xx_hal_msp.c
create mode 100644 TD-1-test/Core/Src/stm32l1xx_it.c
create mode 100644 TD-1-test/Core/Src/syscalls.c
create mode 100644 TD-1-test/Core/Src/sysmem.c
create mode 100644 TD-1-test/Core/Src/system_stm32l1xx.c
create mode 100644 TD-1-test/Core/Startup/startup_stm32l152retx.s
create mode 100644 TD-1-test/Debug/Core/Src/main.cyclo
create mode 100644 TD-1-test/Debug/Core/Src/main.d
create mode 100644 TD-1-test/Debug/Core/Src/main.o
create mode 100644 TD-1-test/Debug/Core/Src/main.su
create mode 100644 TD-1-test/Debug/Core/Src/stm32l1xx_hal_msp.cyclo
create mode 100644 TD-1-test/Debug/Core/Src/stm32l1xx_hal_msp.d
create mode 100644 TD-1-test/Debug/Core/Src/stm32l1xx_hal_msp.o
create mode 100644 TD-1-test/Debug/Core/Src/stm32l1xx_hal_msp.su
create mode 100644 TD-1-test/Debug/Core/Src/stm32l1xx_it.cyclo
create mode 100644 TD-1-test/Debug/Core/Src/stm32l1xx_it.d
create mode 100644 TD-1-test/Debug/Core/Src/stm32l1xx_it.o
create mode 100644 TD-1-test/Debug/Core/Src/stm32l1xx_it.su
create mode 100644 TD-1-test/Debug/Core/Src/subdir.mk
create mode 100644 TD-1-test/Debug/Core/Src/syscalls.cyclo
create mode 100644 TD-1-test/Debug/Core/Src/syscalls.d
create mode 100644 TD-1-test/Debug/Core/Src/syscalls.o
create mode 100644 TD-1-test/Debug/Core/Src/syscalls.su
create mode 100644 TD-1-test/Debug/Core/Src/sysmem.cyclo
create mode 100644 TD-1-test/Debug/Core/Src/sysmem.d
create mode 100644 TD-1-test/Debug/Core/Src/sysmem.o
create mode 100644 TD-1-test/Debug/Core/Src/sysmem.su
create mode 100644 TD-1-test/Debug/Core/Src/system_stm32l1xx.cyclo
create mode 100644 TD-1-test/Debug/Core/Src/system_stm32l1xx.d
create mode 100644 TD-1-test/Debug/Core/Src/system_stm32l1xx.o
create mode 100644 TD-1-test/Debug/Core/Src/system_stm32l1xx.su
create mode 100644 TD-1-test/Debug/Core/Startup/startup_stm32l152retx.d
create mode 100644 TD-1-test/Debug/Core/Startup/startup_stm32l152retx.o
create mode 100644 TD-1-test/Debug/Core/Startup/subdir.mk
create mode 100644 TD-1-test/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal.cyclo
create mode 100644 TD-1-test/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal.d
create mode 100644 TD-1-test/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal.o
create mode 100644 TD-1-test/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal.su
create mode 100644 TD-1-test/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_cortex.cyclo
create mode 100644 TD-1-test/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_cortex.d
create mode 100644 TD-1-test/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_cortex.o
create mode 100644 TD-1-test/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_cortex.su
create mode 100644 TD-1-test/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_dma.cyclo
create mode 100644 TD-1-test/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_dma.d
create mode 100644 TD-1-test/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_dma.o
create mode 100644 TD-1-test/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_dma.su
create mode 100644 TD-1-test/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_exti.cyclo
create mode 100644 TD-1-test/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_exti.d
create mode 100644 TD-1-test/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_exti.o
create mode 100644 TD-1-test/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_exti.su
create mode 100644 TD-1-test/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_flash.cyclo
create mode 100644 TD-1-test/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_flash.d
create mode 100644 TD-1-test/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_flash.o
create mode 100644 TD-1-test/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_flash.su
create mode 100644 TD-1-test/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_flash_ex.cyclo
create mode 100644 TD-1-test/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_flash_ex.d
create mode 100644 TD-1-test/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_flash_ex.o
create mode 100644 TD-1-test/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_flash_ex.su
create mode 100644 TD-1-test/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_flash_ramfunc.cyclo
create mode 100644 TD-1-test/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_flash_ramfunc.d
create mode 100644 TD-1-test/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_flash_ramfunc.o
create mode 100644 TD-1-test/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_flash_ramfunc.su
create mode 100644 TD-1-test/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_gpio.cyclo
create mode 100644 TD-1-test/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_gpio.d
create mode 100644 TD-1-test/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_gpio.o
create mode 100644 TD-1-test/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_gpio.su
create mode 100644 TD-1-test/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_pwr.cyclo
create mode 100644 TD-1-test/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_pwr.d
create mode 100644 TD-1-test/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_pwr.o
create mode 100644 TD-1-test/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_pwr.su
create mode 100644 TD-1-test/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_pwr_ex.cyclo
create mode 100644 TD-1-test/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_pwr_ex.d
create mode 100644 TD-1-test/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_pwr_ex.o
create mode 100644 TD-1-test/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_pwr_ex.su
create mode 100644 TD-1-test/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.cyclo
create mode 100644 TD-1-test/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.d
create mode 100644 TD-1-test/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.o
create mode 100644 TD-1-test/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.su
create mode 100644 TD-1-test/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.cyclo
create mode 100644 TD-1-test/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.d
create mode 100644 TD-1-test/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.o
create mode 100644 TD-1-test/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.su
create mode 100644 TD-1-test/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_uart.cyclo
create mode 100644 TD-1-test/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_uart.d
create mode 100644 TD-1-test/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_uart.o
create mode 100644 TD-1-test/Debug/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_uart.su
create mode 100644 TD-1-test/Debug/Drivers/STM32L1xx_HAL_Driver/Src/subdir.mk
create mode 100755 TD-1-test/Debug/TD-1-test.elf
create mode 100644 TD-1-test/Debug/TD-1-test.list
create mode 100644 TD-1-test/Debug/TD-1-test.map
create mode 100644 TD-1-test/Debug/makefile
create mode 100644 TD-1-test/Debug/objects.list
create mode 100644 TD-1-test/Debug/objects.mk
create mode 100644 TD-1-test/Debug/sources.mk
create mode 100644 TD-1-test/Drivers/CMSIS/Device/ST/STM32L1xx/Include/stm32l152xe.h
create mode 100644 TD-1-test/Drivers/CMSIS/Device/ST/STM32L1xx/Include/stm32l1xx.h
create mode 100644 TD-1-test/Drivers/CMSIS/Device/ST/STM32L1xx/Include/system_stm32l1xx.h
create mode 100644 TD-1-test/Drivers/CMSIS/Device/ST/STM32L1xx/LICENSE.txt
create mode 100644 TD-1-test/Drivers/CMSIS/Device/ST/STM32L1xx/License.md
create mode 100644 TD-1-test/Drivers/CMSIS/Include/cmsis_armcc.h
create mode 100644 TD-1-test/Drivers/CMSIS/Include/cmsis_armclang.h
create mode 100644 TD-1-test/Drivers/CMSIS/Include/cmsis_compiler.h
create mode 100644 TD-1-test/Drivers/CMSIS/Include/cmsis_gcc.h
create mode 100644 TD-1-test/Drivers/CMSIS/Include/cmsis_iccarm.h
create mode 100644 TD-1-test/Drivers/CMSIS/Include/cmsis_version.h
create mode 100644 TD-1-test/Drivers/CMSIS/Include/core_armv8mbl.h
create mode 100644 TD-1-test/Drivers/CMSIS/Include/core_armv8mml.h
create mode 100644 TD-1-test/Drivers/CMSIS/Include/core_cm0.h
create mode 100644 TD-1-test/Drivers/CMSIS/Include/core_cm0plus.h
create mode 100644 TD-1-test/Drivers/CMSIS/Include/core_cm1.h
create mode 100644 TD-1-test/Drivers/CMSIS/Include/core_cm23.h
create mode 100644 TD-1-test/Drivers/CMSIS/Include/core_cm3.h
create mode 100644 TD-1-test/Drivers/CMSIS/Include/core_cm33.h
create mode 100644 TD-1-test/Drivers/CMSIS/Include/core_cm4.h
create mode 100644 TD-1-test/Drivers/CMSIS/Include/core_cm7.h
create mode 100644 TD-1-test/Drivers/CMSIS/Include/core_sc000.h
create mode 100644 TD-1-test/Drivers/CMSIS/Include/core_sc300.h
create mode 100644 TD-1-test/Drivers/CMSIS/Include/mpu_armv7.h
create mode 100644 TD-1-test/Drivers/CMSIS/Include/mpu_armv8.h
create mode 100644 TD-1-test/Drivers/CMSIS/Include/tz_context.h
create mode 100644 TD-1-test/Drivers/CMSIS/LICENSE.txt
create mode 100644 TD-1-test/Drivers/STM32L1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h
create mode 100644 TD-1-test/Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal.h
create mode 100644 TD-1-test/Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_cortex.h
create mode 100644 TD-1-test/Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_def.h
create mode 100644 TD-1-test/Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_dma.h
create mode 100644 TD-1-test/Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_exti.h
create mode 100644 TD-1-test/Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_flash.h
create mode 100644 TD-1-test/Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_flash_ex.h
create mode 100644 TD-1-test/Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_flash_ramfunc.h
create mode 100644 TD-1-test/Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_gpio.h
create mode 100644 TD-1-test/Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_gpio_ex.h
create mode 100644 TD-1-test/Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_pwr.h
create mode 100644 TD-1-test/Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_pwr_ex.h
create mode 100644 TD-1-test/Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_rcc.h
create mode 100644 TD-1-test/Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_rcc_ex.h
create mode 100644 TD-1-test/Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_uart.h
create mode 100644 TD-1-test/Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h
create mode 100644 TD-1-test/Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h
create mode 100644 TD-1-test/Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_dma.h
create mode 100644 TD-1-test/Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h
create mode 100644 TD-1-test/Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h
create mode 100644 TD-1-test/Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h
create mode 100644 TD-1-test/Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h
create mode 100644 TD-1-test/Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h
create mode 100644 TD-1-test/Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_usart.h
create mode 100644 TD-1-test/Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_utils.h
create mode 100644 TD-1-test/Drivers/STM32L1xx_HAL_Driver/LICENSE.txt
create mode 100644 TD-1-test/Drivers/STM32L1xx_HAL_Driver/License.md
create mode 100644 TD-1-test/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal.c
create mode 100644 TD-1-test/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_cortex.c
create mode 100644 TD-1-test/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_dma.c
create mode 100644 TD-1-test/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_exti.c
create mode 100644 TD-1-test/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_flash.c
create mode 100644 TD-1-test/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_flash_ex.c
create mode 100644 TD-1-test/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_flash_ramfunc.c
create mode 100644 TD-1-test/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_gpio.c
create mode 100644 TD-1-test/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_pwr.c
create mode 100644 TD-1-test/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_pwr_ex.c
create mode 100644 TD-1-test/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c
create mode 100644 TD-1-test/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c
create mode 100644 TD-1-test/Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_uart.c
create mode 100644 TD-1-test/STM32L152RETX_FLASH.ld
create mode 100644 TD-1-test/STM32L152RETX_RAM.ld
create mode 100644 TD-1-test/TD-1-test.ioc
create mode 100644 TD-1-test/TD-1-test.launch
diff --git a/.gitignore b/.gitignore
new file mode 100644
index 0000000..51c3120
--- /dev/null
+++ b/.gitignore
@@ -0,0 +1,4 @@
+.DS_Store
+.metadata
+.metadata/
+.metadata/*
diff --git a/TD-1-test/.cproject b/TD-1-test/.cproject
new file mode 100644
index 0000000..f32dbcc
--- /dev/null
+++ b/TD-1-test/.cproject
@@ -0,0 +1,173 @@
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
\ No newline at end of file
diff --git a/TD-1-test/.mxproject b/TD-1-test/.mxproject
new file mode 100644
index 0000000..2b3d12b
--- /dev/null
+++ b/TD-1-test/.mxproject
@@ -0,0 +1,25 @@
+[PreviousLibFiles]
+LibFiles=Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_uart.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_usart.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal.h;Drivers/STM32L1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_def.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_rcc.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_rcc_ex.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_crs.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_utils.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_flash.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_flash_ex.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_flash_ramfunc.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_gpio.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_gpio_ex.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_dma_ex.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_dma.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_dma.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_pwr.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_pwr_ex.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_cortex.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_exti.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_uart.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_flash.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_flash_ex.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_flash_ramfunc.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_gpio.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_dma.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_pwr.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_pwr_ex.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_cortex.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_exti.c;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_uart.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_usart.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal.h;Drivers/STM32L1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_def.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_rcc.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_rcc_ex.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_rcc.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_crs.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_system.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_utils.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_flash.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_flash_ex.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_flash_ramfunc.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_gpio.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_gpio_ex.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_dma_ex.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_dma.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_dma.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_pwr.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_pwr_ex.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_pwr.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_cortex.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_cortex.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_exti.h;Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h;Drivers/CMSIS/Device/ST/STM32L1xx/Include/stm32l152xe.h;Drivers/CMSIS/Device/ST/STM32L1xx/Include/stm32l1xx.h;Drivers/CMSIS/Device/ST/STM32L1xx/Include/system_stm32l1xx.h;Drivers/CMSIS/Device/ST/STM32L1xx/Include/system_stm32l1xx.h;Drivers/CMSIS/Device/ST/STM32L1xx/Source/Templates/system_stm32l1xx.c;Drivers/CMSIS/Include/core_cm7.h;Drivers/CMSIS/Include/tz_context.h;Drivers/CMSIS/Include/core_cm3.h;Drivers/CMSIS/Include/cmsis_compiler.h;Drivers/CMSIS/Include/cmsis_armclang.h;Drivers/CMSIS/Include/mpu_armv7.h;Drivers/CMSIS/Include/cmsis_armcc.h;Drivers/CMSIS/Include/core_cm4.h;Drivers/CMSIS/Include/core_cm0.h;Drivers/CMSIS/Include/cmsis_iccarm.h;Drivers/CMSIS/Include/core_armv8mml.h;Drivers/CMSIS/Include/core_sc000.h;Drivers/CMSIS/Include/core_cm1.h;Drivers/CMSIS/Include/mpu_armv8.h;Drivers/CMSIS/Include/core_sc300.h;Drivers/CMSIS/Include/cmsis_gcc.h;Drivers/CMSIS/Include/cmsis_version.h;Drivers/CMSIS/Include/core_cm23.h;Drivers/CMSIS/Include/core_cm33.h;Drivers/CMSIS/Include/core_cm0plus.h;Drivers/CMSIS/Include/core_armv8mbl.h;
+
+[PreviousUsedCubeIDEFiles]
+SourceFiles=Core/Src/main.c;Core/Src/stm32l1xx_it.c;Core/Src/stm32l1xx_hal_msp.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_uart.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_flash.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_flash_ex.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_flash_ramfunc.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_gpio.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_dma.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_pwr.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_pwr_ex.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_cortex.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_exti.c;Drivers/CMSIS/Device/ST/STM32L1xx/Source/Templates/system_stm32l1xx.c;Core/Src/system_stm32l1xx.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_uart.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_flash.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_flash_ex.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_flash_ramfunc.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_gpio.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_dma.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_pwr.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_pwr_ex.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_cortex.c;Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_exti.c;Drivers/CMSIS/Device/ST/STM32L1xx/Source/Templates/system_stm32l1xx.c;Core/Src/system_stm32l1xx.c;;;
+HeaderPath=Drivers/STM32L1xx_HAL_Driver/Inc;Drivers/STM32L1xx_HAL_Driver/Inc/Legacy;Drivers/CMSIS/Device/ST/STM32L1xx/Include;Drivers/CMSIS/Include;Core/Inc;
+CDefines=USE_HAL_DRIVER;STM32L152xE;USE_HAL_DRIVER;USE_HAL_DRIVER;
+
+[PreviousGenFiles]
+AdvancedFolderStructure=true
+HeaderFileListSize=3
+HeaderFiles#0=../Core/Inc/stm32l1xx_it.h
+HeaderFiles#1=../Core/Inc/stm32l1xx_hal_conf.h
+HeaderFiles#2=../Core/Inc/main.h
+HeaderFolderListSize=1
+HeaderPath#0=../Core/Inc
+HeaderFiles=;
+SourceFileListSize=3
+SourceFiles#0=../Core/Src/stm32l1xx_it.c
+SourceFiles#1=../Core/Src/stm32l1xx_hal_msp.c
+SourceFiles#2=../Core/Src/main.c
+SourceFolderListSize=1
+SourcePath#0=../Core/Src
+SourceFiles=;
+
diff --git a/TD-1-test/.project b/TD-1-test/.project
new file mode 100644
index 0000000..c807a69
--- /dev/null
+++ b/TD-1-test/.project
@@ -0,0 +1,32 @@
+
+
+ TD-1-test
+
+
+
+
+
+ org.eclipse.cdt.managedbuilder.core.genmakebuilder
+ clean,full,incremental,
+
+
+
+
+ org.eclipse.cdt.managedbuilder.core.ScannerConfigBuilder
+ full,incremental,
+
+
+
+
+
+ com.st.stm32cube.ide.mcu.MCUProjectNature
+ com.st.stm32cube.ide.mcu.MCUCubeProjectNature
+ org.eclipse.cdt.core.cnature
+ com.st.stm32cube.ide.mcu.MCUCubeIdeServicesRevAev2ProjectNature
+ com.st.stm32cube.ide.mcu.MCUAdvancedStructureProjectNature
+ com.st.stm32cube.ide.mcu.MCUSingleCpuProjectNature
+ com.st.stm32cube.ide.mcu.MCURootProjectNature
+ org.eclipse.cdt.managedbuilder.core.managedBuildNature
+ org.eclipse.cdt.managedbuilder.core.ScannerConfigNature
+
+
diff --git a/TD-1-test/.settings/com.st.stm32cube.ide.mcu.sfrview.prefs b/TD-1-test/.settings/com.st.stm32cube.ide.mcu.sfrview.prefs
new file mode 100644
index 0000000..98a69fc
--- /dev/null
+++ b/TD-1-test/.settings/com.st.stm32cube.ide.mcu.sfrview.prefs
@@ -0,0 +1,2 @@
+eclipse.preferences.version=1
+sfrviewstate={"fFavorites"\:{"fLists"\:{}},"fProperties"\:{"fNodeProperties"\:{}}}
diff --git a/TD-1-test/.settings/language.settings.xml b/TD-1-test/.settings/language.settings.xml
new file mode 100644
index 0000000..9f84338
--- /dev/null
+++ b/TD-1-test/.settings/language.settings.xml
@@ -0,0 +1,25 @@
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
\ No newline at end of file
diff --git a/TD-1-test/.settings/stm32cubeide.project.prefs b/TD-1-test/.settings/stm32cubeide.project.prefs
new file mode 100644
index 0000000..de7eb41
--- /dev/null
+++ b/TD-1-test/.settings/stm32cubeide.project.prefs
@@ -0,0 +1,4 @@
+635E684B79701B039C64EA45C3F84D30=0F471CC6B6318B3CC6B8F1F4E8F53F60
+8DF89ED150041C4CBC7CB9A9CAA90856=061EC96AE2AC7CABFE7547E694C0537B
+DC22A860405A8BF2F2C095E5B6529F12=061EC96AE2AC7CABFE7547E694C0537B
+eclipse.preferences.version=1
diff --git a/TD-1-test/Core/Inc/main.h b/TD-1-test/Core/Inc/main.h
new file mode 100644
index 0000000..240af02
--- /dev/null
+++ b/TD-1-test/Core/Inc/main.h
@@ -0,0 +1,83 @@
+/* USER CODE BEGIN Header */
+/**
+ ******************************************************************************
+ * @file : main.h
+ * @brief : Header for main.c file.
+ * This file contains the common defines of the application.
+ ******************************************************************************
+ * @attention
+ *
+ * Copyright (c) 2025 STMicroelectronics.
+ * All rights reserved.
+ *
+ * This software is licensed under terms that can be found in the LICENSE file
+ * in the root directory of this software component.
+ * If no LICENSE file comes with this software, it is provided AS-IS.
+ *
+ ******************************************************************************
+ */
+/* USER CODE END Header */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef __MAIN_H
+#define __MAIN_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32l1xx_hal.h"
+
+/* Private includes ----------------------------------------------------------*/
+/* USER CODE BEGIN Includes */
+
+/* USER CODE END Includes */
+
+/* Exported types ------------------------------------------------------------*/
+/* USER CODE BEGIN ET */
+
+/* USER CODE END ET */
+
+/* Exported constants --------------------------------------------------------*/
+/* USER CODE BEGIN EC */
+
+/* USER CODE END EC */
+
+/* Exported macro ------------------------------------------------------------*/
+/* USER CODE BEGIN EM */
+
+/* USER CODE END EM */
+
+/* Exported functions prototypes ---------------------------------------------*/
+void Error_Handler(void);
+
+/* USER CODE BEGIN EFP */
+
+/* USER CODE END EFP */
+
+/* Private defines -----------------------------------------------------------*/
+#define B1_Pin GPIO_PIN_13
+#define B1_GPIO_Port GPIOC
+#define USART_TX_Pin GPIO_PIN_2
+#define USART_TX_GPIO_Port GPIOA
+#define USART_RX_Pin GPIO_PIN_3
+#define USART_RX_GPIO_Port GPIOA
+#define LD2_Pin GPIO_PIN_5
+#define LD2_GPIO_Port GPIOA
+#define TMS_Pin GPIO_PIN_13
+#define TMS_GPIO_Port GPIOA
+#define TCK_Pin GPIO_PIN_14
+#define TCK_GPIO_Port GPIOA
+#define SWO_Pin GPIO_PIN_3
+#define SWO_GPIO_Port GPIOB
+
+/* USER CODE BEGIN Private defines */
+
+/* USER CODE END Private defines */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __MAIN_H */
diff --git a/TD-1-test/Core/Inc/stm32l1xx_hal_conf.h b/TD-1-test/Core/Inc/stm32l1xx_hal_conf.h
new file mode 100644
index 0000000..e60d56a
--- /dev/null
+++ b/TD-1-test/Core/Inc/stm32l1xx_hal_conf.h
@@ -0,0 +1,318 @@
+/* USER CODE BEGIN Header */
+/**
+ ******************************************************************************
+ * @file stm32l1xx_hal_conf.h
+ * @brief HAL configuration file.
+ ******************************************************************************
+ * @attention
+ *
+ * Copyright (c) 2017 STMicroelectronics.
+ * All rights reserved.
+ *
+ * This software is licensed under terms that can be found in the LICENSE file
+ * in the root directory of this software component.
+ * If no LICENSE file comes with this software, it is provided AS-IS.
+ *
+ ******************************************************************************
+ */
+/* USER CODE END Header */
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef __STM32L1xx_HAL_CONF_H
+#define __STM32L1xx_HAL_CONF_H
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* Exported types ------------------------------------------------------------*/
+/* Exported constants --------------------------------------------------------*/
+
+/* ########################## Module Selection ############################## */
+/**
+ * @brief This is the list of modules to be used in the HAL driver
+ */
+
+#define HAL_MODULE_ENABLED
+/*#define HAL_ADC_MODULE_ENABLED */
+/*#define HAL_CRYP_MODULE_ENABLED */
+/*#define HAL_COMP_MODULE_ENABLED */
+/*#define HAL_CRC_MODULE_ENABLED */
+/*#define HAL_CRYP_MODULE_ENABLED */
+/*#define HAL_DAC_MODULE_ENABLED */
+/*#define HAL_I2C_MODULE_ENABLED */
+/*#define HAL_I2S_MODULE_ENABLED */
+/*#define HAL_IRDA_MODULE_ENABLED */
+/*#define HAL_IWDG_MODULE_ENABLED */
+/*#define HAL_LCD_MODULE_ENABLED */
+/*#define HAL_NOR_MODULE_ENABLED */
+/*#define HAL_OPAMP_MODULE_ENABLED */
+/*#define HAL_PCD_MODULE_ENABLED */
+/*#define HAL_RTC_MODULE_ENABLED */
+/*#define HAL_SD_MODULE_ENABLED */
+/*#define HAL_SMARTCARD_MODULE_ENABLED */
+/*#define HAL_SPI_MODULE_ENABLED */
+/*#define HAL_SRAM_MODULE_ENABLED */
+/*#define HAL_TIM_MODULE_ENABLED */
+#define HAL_UART_MODULE_ENABLED
+/*#define HAL_USART_MODULE_ENABLED */
+/*#define HAL_WWDG_MODULE_ENABLED */
+#define HAL_GPIO_MODULE_ENABLED
+#define HAL_EXTI_MODULE_ENABLED
+#define HAL_DMA_MODULE_ENABLED
+#define HAL_RCC_MODULE_ENABLED
+#define HAL_FLASH_MODULE_ENABLED
+#define HAL_PWR_MODULE_ENABLED
+#define HAL_CORTEX_MODULE_ENABLED
+
+/* ########################## Oscillator Values adaptation ####################*/
+/**
+ * @brief Adjust the value of External High Speed oscillator (HSE) used in your application.
+ * This value is used by the RCC HAL module to compute the system frequency
+ * (when HSE is used as system clock source, directly or through the PLL).
+ */
+#if !defined (HSE_VALUE)
+ #define HSE_VALUE ((uint32_t)8000000) /*!< Value of the External oscillator in Hz */
+#endif /* HSE_VALUE */
+
+#if !defined (HSE_STARTUP_TIMEOUT)
+ #define HSE_STARTUP_TIMEOUT ((uint32_t)100) /*!< Time out for HSE start up, in ms */
+#endif /* HSE_STARTUP_TIMEOUT */
+
+/**
+ * @brief Internal Multiple Speed oscillator (MSI) default value.
+ * This value is the default MSI range value after Reset.
+ */
+#if !defined (MSI_VALUE)
+ #define MSI_VALUE ((uint32_t)2097000) /*!< Value of the Internal oscillator in Hz*/
+#endif /* MSI_VALUE */
+/**
+ * @brief Internal High Speed oscillator (HSI) value.
+ * This value is used by the RCC HAL module to compute the system frequency
+ * (when HSI is used as system clock source, directly or through the PLL).
+ */
+#if !defined (HSI_VALUE)
+ #define HSI_VALUE ((uint32_t)16000000) /*!< Value of the Internal oscillator in Hz*/
+#endif /* HSI_VALUE */
+
+/**
+ * @brief Internal Low Speed oscillator (LSI) value.
+ */
+#if !defined (LSI_VALUE)
+ #define LSI_VALUE (37000U) /*!< LSI Typical Value in Hz*/
+#endif /* LSI_VALUE */ /*!< Value of the Internal Low Speed oscillator in Hz
+ The real value may vary depending on the variations
+ in voltage and temperature.*/
+
+/**
+ * @brief External Low Speed oscillator (LSE) value.
+ * This value is used by the UART, RTC HAL module to compute the system frequency
+ */
+#if !defined (LSE_VALUE)
+ #define LSE_VALUE ((uint32_t)32768) /*!< Value of the External oscillator in Hz*/
+#endif /* LSE_VALUE */
+
+#if !defined (LSE_STARTUP_TIMEOUT)
+ #define LSE_STARTUP_TIMEOUT ((uint32_t)5000) /*!< Time out for LSE start up, in ms */
+#endif /* HSE_STARTUP_TIMEOUT */
+
+/* Tip: To avoid modifying this file each time you need to use different HSE,
+ === you can define the HSE value in your toolchain compiler preprocessor. */
+
+/* ########################### System Configuration ######################### */
+/**
+ * @brief This is the HAL system configuration section
+ */
+
+#define VDD_VALUE ((uint32_t)3300) /*!< Value of VDD in mv */
+#define TICK_INT_PRIORITY ((uint32_t)0) /*!< tick interrupt priority */
+#define USE_RTOS 0
+#define PREFETCH_ENABLE 0
+#define INSTRUCTION_CACHE_ENABLE 1
+#define DATA_CACHE_ENABLE 1
+
+/* ########################## Assert Selection ############################## */
+/**
+ * @brief Uncomment the line below to expanse the "assert_param" macro in the
+ * HAL drivers code
+ */
+/* #define USE_FULL_ASSERT 1U */
+
+/* ################## Register callback feature configuration ############### */
+/**
+ * @brief Set below the peripheral configuration to "1U" to add the support
+ * of HAL callback registration/deregistration feature for the HAL
+ * driver(s). This allows user application to provide specific callback
+ * functions thanks to HAL_PPP_RegisterCallback() rather than overwriting
+ * the default weak callback functions (see each stm32l0xx_hal_ppp.h file
+ * for possible callback identifiers defined in HAL_PPP_CallbackIDTypeDef
+ * for each PPP peripheral).
+ */
+#define USE_HAL_ADC_REGISTER_CALLBACKS 0U
+#define USE_HAL_COMP_REGISTER_CALLBACKS 0U
+#define USE_HAL_DAC_REGISTER_CALLBACKS 0U
+#define USE_HAL_I2C_REGISTER_CALLBACKS 0U
+#define USE_HAL_I2S_REGISTER_CALLBACKS 0U
+#define USE_HAL_IRDA_REGISTER_CALLBACKS 0U
+#define USE_HAL_OPAMP_REGISTER_CALLBACKS 0U
+#define USE_HAL_PCD_REGISTER_CALLBACKS 0U
+#define USE_HAL_RTC_REGISTER_CALLBACKS 0U
+#define USE_HAL_SDMMC_REGISTER_CALLBACKS 0U
+#define USE_HAL_SMARTCARD_REGISTER_CALLBACKS 0U
+#define USE_HAL_SPI_REGISTER_CALLBACKS 0U
+#define USE_HAL_TIM_REGISTER_CALLBACKS 0U
+#define USE_HAL_UART_REGISTER_CALLBACKS 0U
+#define USE_HAL_USART_REGISTER_CALLBACKS 0U
+#define USE_HAL_WWDG_REGISTER_CALLBACKS 0U
+
+/* ################## SPI peripheral configuration ########################## */
+
+/* CRC FEATURE: Use to activate CRC feature inside HAL SPI Driver
+ * Activated: CRC code is present inside driver
+ * Deactivated: CRC code cleaned from driver
+ */
+
+#define USE_SPI_CRC 0U
+/* Includes ------------------------------------------------------------------*/
+/**
+ * @brief Include module's header file
+ */
+
+#ifdef HAL_RCC_MODULE_ENABLED
+ #include "stm32l1xx_hal_rcc.h"
+#endif /* HAL_RCC_MODULE_ENABLED */
+
+#ifdef HAL_GPIO_MODULE_ENABLED
+ #include "stm32l1xx_hal_gpio.h"
+#endif /* HAL_GPIO_MODULE_ENABLED */
+
+#ifdef HAL_DMA_MODULE_ENABLED
+ #include "stm32l1xx_hal_dma.h"
+#endif /* HAL_DMA_MODULE_ENABLED */
+
+#ifdef HAL_CORTEX_MODULE_ENABLED
+ #include "stm32l1xx_hal_cortex.h"
+#endif /* HAL_CORTEX_MODULE_ENABLED */
+
+#ifdef HAL_ADC_MODULE_ENABLED
+ #include "stm32l1xx_hal_adc.h"
+#endif /* HAL_ADC_MODULE_ENABLED */
+
+#ifdef HAL_COMP_MODULE_ENABLED
+ #include "stm32l1xx_hal_comp.h"
+#endif /* HAL_COMP_MODULE_ENABLED */
+
+#ifdef HAL_CRC_MODULE_ENABLED
+ #include "stm32l1xx_hal_crc.h"
+#endif /* HAL_CRC_MODULE_ENABLED */
+
+#ifdef HAL_CRYP_MODULE_ENABLED
+ #include "stm32l1xx_hal_cryp.h"
+#endif /* HAL_CRYP_MODULE_ENABLED */
+
+#ifdef HAL_DAC_MODULE_ENABLED
+ #include "stm32l1xx_hal_dac.h"
+#endif /* HAL_DAC_MODULE_ENABLED */
+
+#ifdef HAL_FLASH_MODULE_ENABLED
+ #include "stm32l1xx_hal_flash.h"
+#endif /* HAL_FLASH_MODULE_ENABLED */
+
+#ifdef HAL_SRAM_MODULE_ENABLED
+ #include "stm32l1xx_hal_sram.h"
+#endif /* HAL_SRAM_MODULE_ENABLED */
+
+#ifdef HAL_NOR_MODULE_ENABLED
+ #include "stm32l1xx_hal_nor.h"
+#endif /* HAL_NOR_MODULE_ENABLED */
+
+#ifdef HAL_I2C_MODULE_ENABLED
+ #include "stm32l1xx_hal_i2c.h"
+#endif /* HAL_I2C_MODULE_ENABLED */
+
+#ifdef HAL_I2S_MODULE_ENABLED
+ #include "stm32l1xx_hal_i2s.h"
+#endif /* HAL_I2S_MODULE_ENABLED */
+
+#ifdef HAL_IWDG_MODULE_ENABLED
+ #include "stm32l1xx_hal_iwdg.h"
+#endif /* HAL_IWDG_MODULE_ENABLED */
+
+#ifdef HAL_LCD_MODULE_ENABLED
+ #include "stm32l1xx_hal_lcd.h"
+#endif /* HAL_LCD_MODULE_ENABLED */
+
+#ifdef HAL_OPAMP_MODULE_ENABLED
+ #include "stm32l1xx_hal_opamp.h"
+#endif /* HAL_OPAMP_MODULE_ENABLED */
+
+#ifdef HAL_PWR_MODULE_ENABLED
+ #include "stm32l1xx_hal_pwr.h"
+#endif /* HAL_PWR_MODULE_ENABLED */
+
+#ifdef HAL_RTC_MODULE_ENABLED
+ #include "stm32l1xx_hal_rtc.h"
+#endif /* HAL_RTC_MODULE_ENABLED */
+
+#ifdef HAL_SD_MODULE_ENABLED
+ #include "stm32l1xx_hal_sd.h"
+#endif /* HAL_SD_MODULE_ENABLED */
+
+#ifdef HAL_SPI_MODULE_ENABLED
+ #include "stm32l1xx_hal_spi.h"
+#endif /* HAL_SPI_MODULE_ENABLED */
+
+#ifdef HAL_TIM_MODULE_ENABLED
+ #include "stm32l1xx_hal_tim.h"
+#endif /* HAL_TIM_MODULE_ENABLED */
+
+#ifdef HAL_UART_MODULE_ENABLED
+ #include "stm32l1xx_hal_uart.h"
+#endif /* HAL_UART_MODULE_ENABLED */
+
+#ifdef HAL_USART_MODULE_ENABLED
+ #include "stm32l1xx_hal_usart.h"
+#endif /* HAL_USART_MODULE_ENABLED */
+
+#ifdef HAL_IRDA_MODULE_ENABLED
+ #include "stm32l1xx_hal_irda.h"
+#endif /* HAL_IRDA_MODULE_ENABLED */
+
+#ifdef HAL_SMARTCARD_MODULE_ENABLED
+ #include "stm32l1xx_hal_smartcard.h"
+#endif /* HAL_SMARTCARD_MODULE_ENABLED */
+
+#ifdef HAL_WWDG_MODULE_ENABLED
+ #include "stm32l1xx_hal_wwdg.h"
+#endif /* HAL_WWDG_MODULE_ENABLED */
+
+#ifdef HAL_PCD_MODULE_ENABLED
+ #include "stm32l1xx_hal_pcd.h"
+#endif /* HAL_PCD_MODULE_ENABLED */
+
+#ifdef HAL_EXTI_MODULE_ENABLED
+ #include "stm32l1xx_hal_exti.h"
+#endif /* HAL_EXTI_MODULE_ENABLED */
+
+/* Exported macro ------------------------------------------------------------*/
+#ifdef USE_FULL_ASSERT
+/**
+ * @brief The assert_param macro is used for function's parameters check.
+ * @param expr: If expr is false, it calls assert_failed function
+ * which reports the name of the source file and the source
+ * line number of the call that failed.
+ * If expr is true, it returns no value.
+ * @retval None
+ */
+ #define assert_param(expr) ((expr) ? (void)0U : assert_failed((uint8_t *)__FILE__, __LINE__))
+/* Exported functions ------------------------------------------------------- */
+ void assert_failed(uint8_t* file, uint32_t line);
+#else
+ #define assert_param(expr) ((void)0U)
+#endif /* USE_FULL_ASSERT */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __STM32L1xx_HAL_CONF_H */
+
diff --git a/TD-1-test/Core/Inc/stm32l1xx_it.h b/TD-1-test/Core/Inc/stm32l1xx_it.h
new file mode 100644
index 0000000..2c5eb24
--- /dev/null
+++ b/TD-1-test/Core/Inc/stm32l1xx_it.h
@@ -0,0 +1,66 @@
+/* USER CODE BEGIN Header */
+/**
+ ******************************************************************************
+ * @file stm32l1xx_it.h
+ * @brief This file contains the headers of the interrupt handlers.
+ ******************************************************************************
+ * @attention
+ *
+ * Copyright (c) 2025 STMicroelectronics.
+ * All rights reserved.
+ *
+ * This software is licensed under terms that can be found in the LICENSE file
+ * in the root directory of this software component.
+ * If no LICENSE file comes with this software, it is provided AS-IS.
+ *
+ ******************************************************************************
+ */
+/* USER CODE END Header */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef __STM32L1xx_IT_H
+#define __STM32L1xx_IT_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Private includes ----------------------------------------------------------*/
+/* USER CODE BEGIN Includes */
+
+/* USER CODE END Includes */
+
+/* Exported types ------------------------------------------------------------*/
+/* USER CODE BEGIN ET */
+
+/* USER CODE END ET */
+
+/* Exported constants --------------------------------------------------------*/
+/* USER CODE BEGIN EC */
+
+/* USER CODE END EC */
+
+/* Exported macro ------------------------------------------------------------*/
+/* USER CODE BEGIN EM */
+
+/* USER CODE END EM */
+
+/* Exported functions prototypes ---------------------------------------------*/
+void NMI_Handler(void);
+void HardFault_Handler(void);
+void MemManage_Handler(void);
+void BusFault_Handler(void);
+void UsageFault_Handler(void);
+void SVC_Handler(void);
+void DebugMon_Handler(void);
+void PendSV_Handler(void);
+void SysTick_Handler(void);
+/* USER CODE BEGIN EFP */
+
+/* USER CODE END EFP */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __STM32L1xx_IT_H */
diff --git a/TD-1-test/Core/Src/main.c b/TD-1-test/Core/Src/main.c
new file mode 100644
index 0000000..7b1be67
--- /dev/null
+++ b/TD-1-test/Core/Src/main.c
@@ -0,0 +1,263 @@
+/* USER CODE BEGIN Header */
+/**
+ ******************************************************************************
+ * @file : main.c
+ * @brief : Main program body
+ ******************************************************************************
+ * @attention
+ *
+ * Copyright (c) 2025 STMicroelectronics.
+ * All rights reserved.
+ *
+ * This software is licensed under terms that can be found in the LICENSE file
+ * in the root directory of this software component.
+ * If no LICENSE file comes with this software, it is provided AS-IS.
+ *
+ ******************************************************************************
+ */
+/* USER CODE END Header */
+/* Includes ------------------------------------------------------------------*/
+#include "main.h"
+
+/* Private includes ----------------------------------------------------------*/
+/* USER CODE BEGIN Includes */
+
+/* USER CODE END Includes */
+
+/* Private typedef -----------------------------------------------------------*/
+/* USER CODE BEGIN PTD */
+
+/* USER CODE END PTD */
+
+/* Private define ------------------------------------------------------------*/
+/* USER CODE BEGIN PD */
+
+/* USER CODE END PD */
+
+/* Private macro -------------------------------------------------------------*/
+/* USER CODE BEGIN PM */
+
+/* USER CODE END PM */
+
+/* Private variables ---------------------------------------------------------*/
+UART_HandleTypeDef huart2;
+
+/* USER CODE BEGIN PV */
+
+
+/* USER CODE END PV */
+
+/* Private function prototypes -----------------------------------------------*/
+void SystemClock_Config(void);
+static void MX_GPIO_Init(void);
+static void MX_USART2_UART_Init(void);
+/* USER CODE BEGIN PFP */
+
+/* USER CODE END PFP */
+
+/* Private user code ---------------------------------------------------------*/
+/* USER CODE BEGIN 0 */
+
+/* USER CODE END 0 */
+
+/**
+ * @brief The application entry point.
+ * @retval int
+ */
+int main(void)
+{
+
+ /* USER CODE BEGIN 1 */
+
+ /* USER CODE END 1 */
+
+ /* MCU Configuration--------------------------------------------------------*/
+
+ /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
+ HAL_Init();
+
+ /* USER CODE BEGIN Init */
+
+ /* USER CODE END Init */
+
+ /* Configure the system clock */
+ SystemClock_Config();
+
+ /* USER CODE BEGIN SysInit */
+
+ /* USER CODE END SysInit */
+
+ /* Initialize all configured peripherals */
+ MX_GPIO_Init();
+ MX_USART2_UART_Init();
+ /* USER CODE BEGIN 2 */
+
+ // Allume la led V1
+ //*((uint32_t *)0x40020014) |= (1 << 5);
+ /* USER CODE END 2 */
+
+ /* Infinite loop */
+ /* USER CODE BEGIN WHILE */
+ while (1)
+ {
+ /* USER CODE END WHILE */
+
+ /* USER CODE BEGIN 3 */
+ // Code V1 clignote version crade
+ *((uint32_t *)0x40020014) |= (1 << 5);
+ HAL_Delay(1000);
+ *((uint32_t *)0x40020014) &= ~(1 << 5);
+ }
+ /* USER CODE END 3 */
+}
+
+/**
+ * @brief System Clock Configuration
+ * @retval None
+ */
+void SystemClock_Config(void)
+{
+ RCC_OscInitTypeDef RCC_OscInitStruct = {0};
+ RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
+
+ /** Configure the main internal regulator output voltage
+ */
+ __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
+
+ /** Initializes the RCC Oscillators according to the specified parameters
+ * in the RCC_OscInitTypeDef structure.
+ */
+ RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
+ RCC_OscInitStruct.HSIState = RCC_HSI_ON;
+ RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
+ RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
+ RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
+ RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
+ RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
+ if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
+ {
+ Error_Handler();
+ }
+
+ /** Initializes the CPU, AHB and APB buses clocks
+ */
+ RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
+ |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
+ RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
+ RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
+ RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
+ RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
+
+ if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
+ {
+ Error_Handler();
+ }
+}
+
+/**
+ * @brief USART2 Initialization Function
+ * @param None
+ * @retval None
+ */
+static void MX_USART2_UART_Init(void)
+{
+
+ /* USER CODE BEGIN USART2_Init 0 */
+
+ /* USER CODE END USART2_Init 0 */
+
+ /* USER CODE BEGIN USART2_Init 1 */
+
+ /* USER CODE END USART2_Init 1 */
+ huart2.Instance = USART2;
+ huart2.Init.BaudRate = 115200;
+ huart2.Init.WordLength = UART_WORDLENGTH_8B;
+ huart2.Init.StopBits = UART_STOPBITS_1;
+ huart2.Init.Parity = UART_PARITY_NONE;
+ huart2.Init.Mode = UART_MODE_TX_RX;
+ huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
+ huart2.Init.OverSampling = UART_OVERSAMPLING_16;
+ if (HAL_UART_Init(&huart2) != HAL_OK)
+ {
+ Error_Handler();
+ }
+ /* USER CODE BEGIN USART2_Init 2 */
+
+ /* USER CODE END USART2_Init 2 */
+
+}
+
+/**
+ * @brief GPIO Initialization Function
+ * @param None
+ * @retval None
+ */
+static void MX_GPIO_Init(void)
+{
+ GPIO_InitTypeDef GPIO_InitStruct = {0};
+ /* USER CODE BEGIN MX_GPIO_Init_1 */
+
+ /* USER CODE END MX_GPIO_Init_1 */
+
+ /* GPIO Ports Clock Enable */
+ __HAL_RCC_GPIOC_CLK_ENABLE();
+ __HAL_RCC_GPIOH_CLK_ENABLE();
+ __HAL_RCC_GPIOA_CLK_ENABLE();
+ __HAL_RCC_GPIOB_CLK_ENABLE();
+
+ /*Configure GPIO pin Output Level */
+ HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
+
+ /*Configure GPIO pin : B1_Pin */
+ GPIO_InitStruct.Pin = B1_Pin;
+ GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
+ GPIO_InitStruct.Pull = GPIO_NOPULL;
+ HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
+
+ /*Configure GPIO pin : LD2_Pin */
+ GPIO_InitStruct.Pin = LD2_Pin;
+ GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
+ GPIO_InitStruct.Pull = GPIO_NOPULL;
+ GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
+ HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
+
+ /* USER CODE BEGIN MX_GPIO_Init_2 */
+
+ /* USER CODE END MX_GPIO_Init_2 */
+}
+
+/* USER CODE BEGIN 4 */
+
+/* USER CODE END 4 */
+
+/**
+ * @brief This function is executed in case of error occurrence.
+ * @retval None
+ */
+void Error_Handler(void)
+{
+ /* USER CODE BEGIN Error_Handler_Debug */
+ /* User can add his own implementation to report the HAL error return state */
+ __disable_irq();
+ while (1)
+ {
+ }
+ /* USER CODE END Error_Handler_Debug */
+}
+
+#ifdef USE_FULL_ASSERT
+/**
+ * @brief Reports the name of the source file and the source line number
+ * where the assert_param error has occurred.
+ * @param file: pointer to the source file name
+ * @param line: assert_param error line source number
+ * @retval None
+ */
+void assert_failed(uint8_t *file, uint32_t line)
+{
+ /* USER CODE BEGIN 6 */
+ /* User can add his own implementation to report the file name and line number,
+ ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
+ /* USER CODE END 6 */
+}
+#endif /* USE_FULL_ASSERT */
diff --git a/TD-1-test/Core/Src/stm32l1xx_hal_msp.c b/TD-1-test/Core/Src/stm32l1xx_hal_msp.c
new file mode 100644
index 0000000..fc736ab
--- /dev/null
+++ b/TD-1-test/Core/Src/stm32l1xx_hal_msp.c
@@ -0,0 +1,151 @@
+/* USER CODE BEGIN Header */
+/**
+ ******************************************************************************
+ * @file stm32l1xx_hal_msp.c
+ * @brief This file provides code for the MSP Initialization
+ * and de-Initialization codes.
+ ******************************************************************************
+ * @attention
+ *
+ * Copyright (c) 2025 STMicroelectronics.
+ * All rights reserved.
+ *
+ * This software is licensed under terms that can be found in the LICENSE file
+ * in the root directory of this software component.
+ * If no LICENSE file comes with this software, it is provided AS-IS.
+ *
+ ******************************************************************************
+ */
+/* USER CODE END Header */
+
+/* Includes ------------------------------------------------------------------*/
+#include "main.h"
+/* USER CODE BEGIN Includes */
+
+/* USER CODE END Includes */
+
+/* Private typedef -----------------------------------------------------------*/
+/* USER CODE BEGIN TD */
+
+/* USER CODE END TD */
+
+/* Private define ------------------------------------------------------------*/
+/* USER CODE BEGIN Define */
+
+/* USER CODE END Define */
+
+/* Private macro -------------------------------------------------------------*/
+/* USER CODE BEGIN Macro */
+
+/* USER CODE END Macro */
+
+/* Private variables ---------------------------------------------------------*/
+/* USER CODE BEGIN PV */
+
+/* USER CODE END PV */
+
+/* Private function prototypes -----------------------------------------------*/
+/* USER CODE BEGIN PFP */
+
+/* USER CODE END PFP */
+
+/* External functions --------------------------------------------------------*/
+/* USER CODE BEGIN ExternalFunctions */
+
+/* USER CODE END ExternalFunctions */
+
+/* USER CODE BEGIN 0 */
+
+/* USER CODE END 0 */
+/**
+ * Initializes the Global MSP.
+ */
+void HAL_MspInit(void)
+{
+
+ /* USER CODE BEGIN MspInit 0 */
+
+ /* USER CODE END MspInit 0 */
+
+ __HAL_RCC_COMP_CLK_ENABLE();
+ __HAL_RCC_SYSCFG_CLK_ENABLE();
+ __HAL_RCC_PWR_CLK_ENABLE();
+
+ HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
+
+ /* System interrupt init*/
+
+ /* USER CODE BEGIN MspInit 1 */
+
+ /* USER CODE END MspInit 1 */
+}
+
+/**
+ * @brief UART MSP Initialization
+ * This function configures the hardware resources used in this example
+ * @param huart: UART handle pointer
+ * @retval None
+ */
+void HAL_UART_MspInit(UART_HandleTypeDef* huart)
+{
+ GPIO_InitTypeDef GPIO_InitStruct = {0};
+ if(huart->Instance==USART2)
+ {
+ /* USER CODE BEGIN USART2_MspInit 0 */
+
+ /* USER CODE END USART2_MspInit 0 */
+ /* Peripheral clock enable */
+ __HAL_RCC_USART2_CLK_ENABLE();
+
+ __HAL_RCC_GPIOA_CLK_ENABLE();
+ /**USART2 GPIO Configuration
+ PA2 ------> USART2_TX
+ PA3 ------> USART2_RX
+ */
+ GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
+ GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
+ GPIO_InitStruct.Pull = GPIO_NOPULL;
+ GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
+ GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
+ HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
+
+ /* USER CODE BEGIN USART2_MspInit 1 */
+
+ /* USER CODE END USART2_MspInit 1 */
+
+ }
+
+}
+
+/**
+ * @brief UART MSP De-Initialization
+ * This function freeze the hardware resources used in this example
+ * @param huart: UART handle pointer
+ * @retval None
+ */
+void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
+{
+ if(huart->Instance==USART2)
+ {
+ /* USER CODE BEGIN USART2_MspDeInit 0 */
+
+ /* USER CODE END USART2_MspDeInit 0 */
+ /* Peripheral clock disable */
+ __HAL_RCC_USART2_CLK_DISABLE();
+
+ /**USART2 GPIO Configuration
+ PA2 ------> USART2_TX
+ PA3 ------> USART2_RX
+ */
+ HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
+
+ /* USER CODE BEGIN USART2_MspDeInit 1 */
+
+ /* USER CODE END USART2_MspDeInit 1 */
+ }
+
+}
+
+/* USER CODE BEGIN 1 */
+
+/* USER CODE END 1 */
diff --git a/TD-1-test/Core/Src/stm32l1xx_it.c b/TD-1-test/Core/Src/stm32l1xx_it.c
new file mode 100644
index 0000000..afd5dcc
--- /dev/null
+++ b/TD-1-test/Core/Src/stm32l1xx_it.c
@@ -0,0 +1,203 @@
+/* USER CODE BEGIN Header */
+/**
+ ******************************************************************************
+ * @file stm32l1xx_it.c
+ * @brief Interrupt Service Routines.
+ ******************************************************************************
+ * @attention
+ *
+ * Copyright (c) 2025 STMicroelectronics.
+ * All rights reserved.
+ *
+ * This software is licensed under terms that can be found in the LICENSE file
+ * in the root directory of this software component.
+ * If no LICENSE file comes with this software, it is provided AS-IS.
+ *
+ ******************************************************************************
+ */
+/* USER CODE END Header */
+
+/* Includes ------------------------------------------------------------------*/
+#include "main.h"
+#include "stm32l1xx_it.h"
+/* Private includes ----------------------------------------------------------*/
+/* USER CODE BEGIN Includes */
+/* USER CODE END Includes */
+
+/* Private typedef -----------------------------------------------------------*/
+/* USER CODE BEGIN TD */
+
+/* USER CODE END TD */
+
+/* Private define ------------------------------------------------------------*/
+/* USER CODE BEGIN PD */
+
+/* USER CODE END PD */
+
+/* Private macro -------------------------------------------------------------*/
+/* USER CODE BEGIN PM */
+
+/* USER CODE END PM */
+
+/* Private variables ---------------------------------------------------------*/
+/* USER CODE BEGIN PV */
+
+/* USER CODE END PV */
+
+/* Private function prototypes -----------------------------------------------*/
+/* USER CODE BEGIN PFP */
+
+/* USER CODE END PFP */
+
+/* Private user code ---------------------------------------------------------*/
+/* USER CODE BEGIN 0 */
+
+/* USER CODE END 0 */
+
+/* External variables --------------------------------------------------------*/
+
+/* USER CODE BEGIN EV */
+
+/* USER CODE END EV */
+
+/******************************************************************************/
+/* Cortex-M3 Processor Interruption and Exception Handlers */
+/******************************************************************************/
+/**
+ * @brief This function handles Non maskable interrupt.
+ */
+void NMI_Handler(void)
+{
+ /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
+
+ /* USER CODE END NonMaskableInt_IRQn 0 */
+ /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
+ while (1)
+ {
+ }
+ /* USER CODE END NonMaskableInt_IRQn 1 */
+}
+
+/**
+ * @brief This function handles Hard fault interrupt.
+ */
+void HardFault_Handler(void)
+{
+ /* USER CODE BEGIN HardFault_IRQn 0 */
+
+ /* USER CODE END HardFault_IRQn 0 */
+ while (1)
+ {
+ /* USER CODE BEGIN W1_HardFault_IRQn 0 */
+ /* USER CODE END W1_HardFault_IRQn 0 */
+ }
+}
+
+/**
+ * @brief This function handles Memory management fault.
+ */
+void MemManage_Handler(void)
+{
+ /* USER CODE BEGIN MemoryManagement_IRQn 0 */
+
+ /* USER CODE END MemoryManagement_IRQn 0 */
+ while (1)
+ {
+ /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
+ /* USER CODE END W1_MemoryManagement_IRQn 0 */
+ }
+}
+
+/**
+ * @brief This function handles Pre-fetch fault, memory access fault.
+ */
+void BusFault_Handler(void)
+{
+ /* USER CODE BEGIN BusFault_IRQn 0 */
+
+ /* USER CODE END BusFault_IRQn 0 */
+ while (1)
+ {
+ /* USER CODE BEGIN W1_BusFault_IRQn 0 */
+ /* USER CODE END W1_BusFault_IRQn 0 */
+ }
+}
+
+/**
+ * @brief This function handles Undefined instruction or illegal state.
+ */
+void UsageFault_Handler(void)
+{
+ /* USER CODE BEGIN UsageFault_IRQn 0 */
+
+ /* USER CODE END UsageFault_IRQn 0 */
+ while (1)
+ {
+ /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
+ /* USER CODE END W1_UsageFault_IRQn 0 */
+ }
+}
+
+/**
+ * @brief This function handles System service call via SWI instruction.
+ */
+void SVC_Handler(void)
+{
+ /* USER CODE BEGIN SVC_IRQn 0 */
+
+ /* USER CODE END SVC_IRQn 0 */
+ /* USER CODE BEGIN SVC_IRQn 1 */
+
+ /* USER CODE END SVC_IRQn 1 */
+}
+
+/**
+ * @brief This function handles Debug monitor.
+ */
+void DebugMon_Handler(void)
+{
+ /* USER CODE BEGIN DebugMonitor_IRQn 0 */
+
+ /* USER CODE END DebugMonitor_IRQn 0 */
+ /* USER CODE BEGIN DebugMonitor_IRQn 1 */
+
+ /* USER CODE END DebugMonitor_IRQn 1 */
+}
+
+/**
+ * @brief This function handles Pendable request for system service.
+ */
+void PendSV_Handler(void)
+{
+ /* USER CODE BEGIN PendSV_IRQn 0 */
+
+ /* USER CODE END PendSV_IRQn 0 */
+ /* USER CODE BEGIN PendSV_IRQn 1 */
+
+ /* USER CODE END PendSV_IRQn 1 */
+}
+
+/**
+ * @brief This function handles System tick timer.
+ */
+void SysTick_Handler(void)
+{
+ /* USER CODE BEGIN SysTick_IRQn 0 */
+
+ /* USER CODE END SysTick_IRQn 0 */
+ HAL_IncTick();
+ /* USER CODE BEGIN SysTick_IRQn 1 */
+
+ /* USER CODE END SysTick_IRQn 1 */
+}
+
+/******************************************************************************/
+/* STM32L1xx Peripheral Interrupt Handlers */
+/* Add here the Interrupt Handlers for the used peripherals. */
+/* For the available peripheral interrupt handler names, */
+/* please refer to the startup file (startup_stm32l1xx.s). */
+/******************************************************************************/
+
+/* USER CODE BEGIN 1 */
+
+/* USER CODE END 1 */
diff --git a/TD-1-test/Core/Src/syscalls.c b/TD-1-test/Core/Src/syscalls.c
new file mode 100644
index 0000000..8884b5a
--- /dev/null
+++ b/TD-1-test/Core/Src/syscalls.c
@@ -0,0 +1,176 @@
+/**
+ ******************************************************************************
+ * @file syscalls.c
+ * @author Auto-generated by STM32CubeIDE
+ * @brief STM32CubeIDE Minimal System calls file
+ *
+ * For more information about which c-functions
+ * need which of these lowlevel functions
+ * please consult the Newlib libc-manual
+ ******************************************************************************
+ * @attention
+ *
+ * Copyright (c) 2020-2025 STMicroelectronics.
+ * All rights reserved.
+ *
+ * This software is licensed under terms that can be found in the LICENSE file
+ * in the root directory of this software component.
+ * If no LICENSE file comes with this software, it is provided AS-IS.
+ *
+ ******************************************************************************
+ */
+
+/* Includes */
+#include
+#include
+#include
+#include
+#include
+#include
+#include
+#include
+
+
+/* Variables */
+extern int __io_putchar(int ch) __attribute__((weak));
+extern int __io_getchar(void) __attribute__((weak));
+
+
+char *__env[1] = { 0 };
+char **environ = __env;
+
+
+/* Functions */
+void initialise_monitor_handles()
+{
+}
+
+int _getpid(void)
+{
+ return 1;
+}
+
+int _kill(int pid, int sig)
+{
+ (void)pid;
+ (void)sig;
+ errno = EINVAL;
+ return -1;
+}
+
+void _exit (int status)
+{
+ _kill(status, -1);
+ while (1) {} /* Make sure we hang here */
+}
+
+__attribute__((weak)) int _read(int file, char *ptr, int len)
+{
+ (void)file;
+ int DataIdx;
+
+ for (DataIdx = 0; DataIdx < len; DataIdx++)
+ {
+ *ptr++ = __io_getchar();
+ }
+
+ return len;
+}
+
+__attribute__((weak)) int _write(int file, char *ptr, int len)
+{
+ (void)file;
+ int DataIdx;
+
+ for (DataIdx = 0; DataIdx < len; DataIdx++)
+ {
+ __io_putchar(*ptr++);
+ }
+ return len;
+}
+
+int _close(int file)
+{
+ (void)file;
+ return -1;
+}
+
+
+int _fstat(int file, struct stat *st)
+{
+ (void)file;
+ st->st_mode = S_IFCHR;
+ return 0;
+}
+
+int _isatty(int file)
+{
+ (void)file;
+ return 1;
+}
+
+int _lseek(int file, int ptr, int dir)
+{
+ (void)file;
+ (void)ptr;
+ (void)dir;
+ return 0;
+}
+
+int _open(char *path, int flags, ...)
+{
+ (void)path;
+ (void)flags;
+ /* Pretend like we always fail */
+ return -1;
+}
+
+int _wait(int *status)
+{
+ (void)status;
+ errno = ECHILD;
+ return -1;
+}
+
+int _unlink(char *name)
+{
+ (void)name;
+ errno = ENOENT;
+ return -1;
+}
+
+int _times(struct tms *buf)
+{
+ (void)buf;
+ return -1;
+}
+
+int _stat(char *file, struct stat *st)
+{
+ (void)file;
+ st->st_mode = S_IFCHR;
+ return 0;
+}
+
+int _link(char *old, char *new)
+{
+ (void)old;
+ (void)new;
+ errno = EMLINK;
+ return -1;
+}
+
+int _fork(void)
+{
+ errno = EAGAIN;
+ return -1;
+}
+
+int _execve(char *name, char **argv, char **env)
+{
+ (void)name;
+ (void)argv;
+ (void)env;
+ errno = ENOMEM;
+ return -1;
+}
diff --git a/TD-1-test/Core/Src/sysmem.c b/TD-1-test/Core/Src/sysmem.c
new file mode 100644
index 0000000..5d9f7e6
--- /dev/null
+++ b/TD-1-test/Core/Src/sysmem.c
@@ -0,0 +1,79 @@
+/**
+ ******************************************************************************
+ * @file sysmem.c
+ * @author Generated by STM32CubeIDE
+ * @brief STM32CubeIDE System Memory calls file
+ *
+ * For more information about which C functions
+ * need which of these lowlevel functions
+ * please consult the newlib libc manual
+ ******************************************************************************
+ * @attention
+ *
+ * Copyright (c) 2025 STMicroelectronics.
+ * All rights reserved.
+ *
+ * This software is licensed under terms that can be found in the LICENSE file
+ * in the root directory of this software component.
+ * If no LICENSE file comes with this software, it is provided AS-IS.
+ *
+ ******************************************************************************
+ */
+
+/* Includes */
+#include
+#include
+
+/**
+ * Pointer to the current high watermark of the heap usage
+ */
+static uint8_t *__sbrk_heap_end = NULL;
+
+/**
+ * @brief _sbrk() allocates memory to the newlib heap and is used by malloc
+ * and others from the C library
+ *
+ * @verbatim
+ * ############################################################################
+ * # .data # .bss # newlib heap # MSP stack #
+ * # # # # Reserved by _Min_Stack_Size #
+ * ############################################################################
+ * ^-- RAM start ^-- _end _estack, RAM end --^
+ * @endverbatim
+ *
+ * This implementation starts allocating at the '_end' linker symbol
+ * The '_Min_Stack_Size' linker symbol reserves a memory for the MSP stack
+ * The implementation considers '_estack' linker symbol to be RAM end
+ * NOTE: If the MSP stack, at any point during execution, grows larger than the
+ * reserved size, please increase the '_Min_Stack_Size'.
+ *
+ * @param incr Memory size
+ * @return Pointer to allocated memory
+ */
+void *_sbrk(ptrdiff_t incr)
+{
+ extern uint8_t _end; /* Symbol defined in the linker script */
+ extern uint8_t _estack; /* Symbol defined in the linker script */
+ extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
+ const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
+ const uint8_t *max_heap = (uint8_t *)stack_limit;
+ uint8_t *prev_heap_end;
+
+ /* Initialize heap end at first call */
+ if (NULL == __sbrk_heap_end)
+ {
+ __sbrk_heap_end = &_end;
+ }
+
+ /* Protect heap from growing into the reserved MSP stack */
+ if (__sbrk_heap_end + incr > max_heap)
+ {
+ errno = ENOMEM;
+ return (void *)-1;
+ }
+
+ prev_heap_end = __sbrk_heap_end;
+ __sbrk_heap_end += incr;
+
+ return (void *)prev_heap_end;
+}
diff --git a/TD-1-test/Core/Src/system_stm32l1xx.c b/TD-1-test/Core/Src/system_stm32l1xx.c
new file mode 100644
index 0000000..093a38b
--- /dev/null
+++ b/TD-1-test/Core/Src/system_stm32l1xx.c
@@ -0,0 +1,428 @@
+/**
+ ******************************************************************************
+ * @file system_stm32l1xx.c
+ * @author MCD Application Team
+ * @brief CMSIS Cortex-M3 Device Peripheral Access Layer System Source File.
+ *
+ * This file provides two functions and one global variable to be called from
+ * user application:
+ * - SystemInit(): This function is called at startup just after reset and
+ * before branch to main program. This call is made inside
+ * the "startup_stm32l1xx.s" file.
+ *
+ * - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
+ * by the user application to setup the SysTick
+ * timer or configure other parameters.
+ *
+ * - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
+ * be called whenever the core clock is changed
+ * during program execution.
+ *
+ ******************************************************************************
+ * @attention
+ *
+ * Copyright (c) 2017-2021 STMicroelectronics.
+ * All rights reserved.
+ *
+ * This software is licensed under terms that can be found in the LICENSE file
+ * in the root directory of this software component.
+ * If no LICENSE file comes with this software, it is provided AS-IS.
+ *
+ ******************************************************************************
+ */
+
+/** @addtogroup CMSIS
+ * @{
+ */
+
+/** @addtogroup stm32l1xx_system
+ * @{
+ */
+
+/** @addtogroup STM32L1xx_System_Private_Includes
+ * @{
+ */
+
+#include "stm32l1xx.h"
+
+/**
+ * @}
+ */
+
+/** @addtogroup STM32L1xx_System_Private_TypesDefinitions
+ * @{
+ */
+
+/**
+ * @}
+ */
+
+/** @addtogroup STM32L1xx_System_Private_Defines
+ * @{
+ */
+#if !defined (HSE_VALUE)
+ #define HSE_VALUE ((uint32_t)8000000U) /*!< Default value of the External oscillator in Hz.
+ This value can be provided and adapted by the user application. */
+#endif /* HSE_VALUE */
+
+#if !defined (HSI_VALUE)
+ #define HSI_VALUE ((uint32_t)16000000U) /*!< Default value of the Internal oscillator in Hz.
+ This value can be provided and adapted by the user application. */
+#endif /* HSI_VALUE */
+
+/*!< Uncomment the following line if you need to use external SRAM mounted
+ on STM32L152D_EVAL board as data memory */
+/* #define DATA_IN_ExtSRAM */
+
+/* Note: Following vector table addresses must be defined in line with linker
+ configuration. */
+/*!< Uncomment the following line if you need to relocate the vector table
+ anywhere in Flash or Sram, else the vector table is kept at the automatic
+ remap of boot address selected */
+/* #define USER_VECT_TAB_ADDRESS */
+
+#if defined(USER_VECT_TAB_ADDRESS)
+/*!< Uncomment the following line if you need to relocate your vector Table
+ in Sram else user remap will be done in Flash. */
+/* #define VECT_TAB_SRAM */
+#if defined(VECT_TAB_SRAM)
+#define VECT_TAB_BASE_ADDRESS SRAM_BASE /*!< Vector Table base address field.
+ This value must be a multiple of 0x200. */
+#else
+#define VECT_TAB_BASE_ADDRESS FLASH_BASE /*!< Vector Table base address field.
+ This value must be a multiple of 0x200. */
+#endif /* VECT_TAB_SRAM */
+
+#if !defined(VECT_TAB_OFFSET)
+#define VECT_TAB_OFFSET 0x00000000U /*!< Vector Table offset field.
+ This value must be a multiple of 0x200. */
+#endif /* VECT_TAB_OFFSET */
+
+#endif /* USER_VECT_TAB_ADDRESS */
+
+/******************************************************************************/
+/**
+ * @}
+ */
+
+/** @addtogroup STM32L1xx_System_Private_Macros
+ * @{
+ */
+
+/**
+ * @}
+ */
+
+/** @addtogroup STM32L1xx_System_Private_Variables
+ * @{
+ */
+ /* This variable is updated in three ways:
+ 1) by calling CMSIS function SystemCoreClockUpdate()
+ 2) by calling HAL API function HAL_RCC_GetHCLKFreq()
+ 3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency
+ Note: If you use this function to configure the system clock; then there
+ is no need to call the 2 first functions listed above, since SystemCoreClock
+ variable is updated automatically.
+ */
+uint32_t SystemCoreClock = 2097000U;
+const uint8_t PLLMulTable[9] = {3U, 4U, 6U, 8U, 12U, 16U, 24U, 32U, 48U};
+const uint8_t AHBPrescTable[16] = {0U, 0U, 0U, 0U, 0U, 0U, 0U, 0U, 1U, 2U, 3U, 4U, 6U, 7U, 8U, 9U};
+const uint8_t APBPrescTable[8] = {0U, 0U, 0U, 0U, 1U, 2U, 3U, 4U};
+
+/**
+ * @}
+ */
+
+/** @addtogroup STM32L1xx_System_Private_FunctionPrototypes
+ * @{
+ */
+
+#if defined (STM32L151xD) || defined (STM32L152xD) || defined (STM32L162xD)
+#ifdef DATA_IN_ExtSRAM
+ static void SystemInit_ExtMemCtl(void);
+#endif /* DATA_IN_ExtSRAM */
+#endif /* STM32L151xD || STM32L152xD || STM32L162xD */
+
+/**
+ * @}
+ */
+
+/** @addtogroup STM32L1xx_System_Private_Functions
+ * @{
+ */
+
+/**
+ * @brief Setup the microcontroller system.
+ * Initialize the Embedded Flash Interface, the PLL and update the
+ * SystemCoreClock variable.
+ * @param None
+ * @retval None
+ */
+void SystemInit (void)
+{
+#ifdef DATA_IN_ExtSRAM
+ SystemInit_ExtMemCtl();
+#endif /* DATA_IN_ExtSRAM */
+
+ /* Configure the Vector Table location -------------------------------------*/
+#if defined(USER_VECT_TAB_ADDRESS)
+ SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
+#endif /* USER_VECT_TAB_ADDRESS */
+}
+
+/**
+ * @brief Update SystemCoreClock according to Clock Register Values
+ * The SystemCoreClock variable contains the core clock (HCLK), it can
+ * be used by the user application to setup the SysTick timer or configure
+ * other parameters.
+ *
+ * @note Each time the core clock (HCLK) changes, this function must be called
+ * to update SystemCoreClock variable value. Otherwise, any configuration
+ * based on this variable will be incorrect.
+ *
+ * @note - The system frequency computed by this function is not the real
+ * frequency in the chip. It is calculated based on the predefined
+ * constant and the selected clock source:
+ *
+ * - If SYSCLK source is MSI, SystemCoreClock will contain the MSI
+ * value as defined by the MSI range.
+ *
+ * - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
+ *
+ * - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
+ *
+ * - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**)
+ * or HSI_VALUE(*) multiplied/divided by the PLL factors.
+ *
+ * (*) HSI_VALUE is a constant defined in stm32l1xx.h file (default value
+ * 16 MHz) but the real value may vary depending on the variations
+ * in voltage and temperature.
+ *
+ * (**) HSE_VALUE is a constant defined in stm32l1xx.h file (default value
+ * 8 MHz), user has to ensure that HSE_VALUE is same as the real
+ * frequency of the crystal used. Otherwise, this function may
+ * have wrong result.
+ *
+ * - The result of this function could be not correct when using fractional
+ * value for HSE crystal.
+ * @param None
+ * @retval None
+ */
+void SystemCoreClockUpdate (void)
+{
+ uint32_t tmp = 0, pllmul = 0, plldiv = 0, pllsource = 0, msirange = 0;
+
+ /* Get SYSCLK source -------------------------------------------------------*/
+ tmp = RCC->CFGR & RCC_CFGR_SWS;
+
+ switch (tmp)
+ {
+ case 0x00: /* MSI used as system clock */
+ msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE) >> 13;
+ SystemCoreClock = (32768 * (1 << (msirange + 1)));
+ break;
+ case 0x04: /* HSI used as system clock */
+ SystemCoreClock = HSI_VALUE;
+ break;
+ case 0x08: /* HSE used as system clock */
+ SystemCoreClock = HSE_VALUE;
+ break;
+ case 0x0C: /* PLL used as system clock */
+ /* Get PLL clock source and multiplication factor ----------------------*/
+ pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
+ plldiv = RCC->CFGR & RCC_CFGR_PLLDIV;
+ pllmul = PLLMulTable[(pllmul >> 18)];
+ plldiv = (plldiv >> 22) + 1;
+
+ pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
+
+ if (pllsource == 0x00)
+ {
+ /* HSI oscillator clock selected as PLL clock entry */
+ SystemCoreClock = (((HSI_VALUE) * pllmul) / plldiv);
+ }
+ else
+ {
+ /* HSE selected as PLL clock entry */
+ SystemCoreClock = (((HSE_VALUE) * pllmul) / plldiv);
+ }
+ break;
+ default: /* MSI used as system clock */
+ msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE) >> 13;
+ SystemCoreClock = (32768 * (1 << (msirange + 1)));
+ break;
+ }
+ /* Compute HCLK clock frequency --------------------------------------------*/
+ /* Get HCLK prescaler */
+ tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
+ /* HCLK clock frequency */
+ SystemCoreClock >>= tmp;
+}
+
+#if defined (STM32L151xD) || defined (STM32L152xD) || defined (STM32L162xD)
+#ifdef DATA_IN_ExtSRAM
+/**
+ * @brief Setup the external memory controller.
+ * Called in SystemInit() function before jump to main.
+ * This function configures the external SRAM mounted on STM32L152D_EVAL board
+ * This SRAM will be used as program data memory (including heap and stack).
+ * @param None
+ * @retval None
+ */
+void SystemInit_ExtMemCtl(void)
+{
+ __IO uint32_t tmpreg = 0;
+
+ /* Flash 1 wait state */
+ FLASH->ACR |= FLASH_ACR_LATENCY;
+
+ /* Power enable */
+ RCC->APB1ENR |= RCC_APB1ENR_PWREN;
+
+ /* Delay after an RCC peripheral clock enabling */
+ tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_PWREN);
+
+ /* Select the Voltage Range 1 (1.8 V) */
+ PWR->CR = PWR_CR_VOS_0;
+
+ /* Wait Until the Voltage Regulator is ready */
+ while((PWR->CSR & PWR_CSR_VOSF) != RESET)
+ {
+ }
+
+/*-- GPIOs Configuration -----------------------------------------------------*/
+/*
+ +-------------------+--------------------+------------------+------------------+
+ + SRAM pins assignment +
+ +-------------------+--------------------+------------------+------------------+
+ | PD0 <-> FSMC_D2 | PE0 <-> FSMC_NBL0 | PF0 <-> FSMC_A0 | PG0 <-> FSMC_A10 |
+ | PD1 <-> FSMC_D3 | PE1 <-> FSMC_NBL1 | PF1 <-> FSMC_A1 | PG1 <-> FSMC_A11 |
+ | PD4 <-> FSMC_NOE | PE7 <-> FSMC_D4 | PF2 <-> FSMC_A2 | PG2 <-> FSMC_A12 |
+ | PD5 <-> FSMC_NWE | PE8 <-> FSMC_D5 | PF3 <-> FSMC_A3 | PG3 <-> FSMC_A13 |
+ | PD8 <-> FSMC_D13 | PE9 <-> FSMC_D6 | PF4 <-> FSMC_A4 | PG4 <-> FSMC_A14 |
+ | PD9 <-> FSMC_D14 | PE10 <-> FSMC_D7 | PF5 <-> FSMC_A5 | PG5 <-> FSMC_A15 |
+ | PD10 <-> FSMC_D15 | PE11 <-> FSMC_D8 | PF12 <-> FSMC_A6 | PG10<-> FSMC_NE2 |
+ | PD11 <-> FSMC_A16 | PE12 <-> FSMC_D9 | PF13 <-> FSMC_A7 |------------------+
+ | PD12 <-> FSMC_A17 | PE13 <-> FSMC_D10 | PF14 <-> FSMC_A8 |
+ | PD13 <-> FSMC_A18 | PE14 <-> FSMC_D11 | PF15 <-> FSMC_A9 |
+ | PD14 <-> FSMC_D0 | PE15 <-> FSMC_D12 |------------------+
+ | PD15 <-> FSMC_D1 |--------------------+
+ +-------------------+
+*/
+
+ /* Enable GPIOD, GPIOE, GPIOF and GPIOG interface clock */
+ RCC->AHBENR = 0x000080D8;
+
+ /* Delay after an RCC peripheral clock enabling */
+ tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_GPIODEN);
+
+ /* Connect PDx pins to FSMC Alternate function */
+ GPIOD->AFR[0] = 0x00CC00CC;
+ GPIOD->AFR[1] = 0xCCCCCCCC;
+ /* Configure PDx pins in Alternate function mode */
+ GPIOD->MODER = 0xAAAA0A0A;
+ /* Configure PDx pins speed to 40 MHz */
+ GPIOD->OSPEEDR = 0xFFFF0F0F;
+ /* Configure PDx pins Output type to push-pull */
+ GPIOD->OTYPER = 0x00000000;
+ /* No pull-up, pull-down for PDx pins */
+ GPIOD->PUPDR = 0x00000000;
+
+ /* Connect PEx pins to FSMC Alternate function */
+ GPIOE->AFR[0] = 0xC00000CC;
+ GPIOE->AFR[1] = 0xCCCCCCCC;
+ /* Configure PEx pins in Alternate function mode */
+ GPIOE->MODER = 0xAAAA800A;
+ /* Configure PEx pins speed to 40 MHz */
+ GPIOE->OSPEEDR = 0xFFFFC00F;
+ /* Configure PEx pins Output type to push-pull */
+ GPIOE->OTYPER = 0x00000000;
+ /* No pull-up, pull-down for PEx pins */
+ GPIOE->PUPDR = 0x00000000;
+
+ /* Connect PFx pins to FSMC Alternate function */
+ GPIOF->AFR[0] = 0x00CCCCCC;
+ GPIOF->AFR[1] = 0xCCCC0000;
+ /* Configure PFx pins in Alternate function mode */
+ GPIOF->MODER = 0xAA000AAA;
+ /* Configure PFx pins speed to 40 MHz */
+ GPIOF->OSPEEDR = 0xFF000FFF;
+ /* Configure PFx pins Output type to push-pull */
+ GPIOF->OTYPER = 0x00000000;
+ /* No pull-up, pull-down for PFx pins */
+ GPIOF->PUPDR = 0x00000000;
+
+ /* Connect PGx pins to FSMC Alternate function */
+ GPIOG->AFR[0] = 0x00CCCCCC;
+ GPIOG->AFR[1] = 0x00000C00;
+ /* Configure PGx pins in Alternate function mode */
+ GPIOG->MODER = 0x00200AAA;
+ /* Configure PGx pins speed to 40 MHz */
+ GPIOG->OSPEEDR = 0x00300FFF;
+ /* Configure PGx pins Output type to push-pull */
+ GPIOG->OTYPER = 0x00000000;
+ /* No pull-up, pull-down for PGx pins */
+ GPIOG->PUPDR = 0x00000000;
+
+/*-- FSMC Configuration ------------------------------------------------------*/
+ /* Enable the FSMC interface clock */
+ RCC->AHBENR = 0x400080D8;
+
+ /* Delay after an RCC peripheral clock enabling */
+ tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_FSMCEN);
+
+ (void)(tmpreg);
+
+ /* Configure and enable Bank1_SRAM3 */
+ FSMC_Bank1->BTCR[4] = 0x00001011;
+ FSMC_Bank1->BTCR[5] = 0x00000300;
+ FSMC_Bank1E->BWTR[4] = 0x0FFFFFFF;
+/*
+ Bank1_SRAM3 is configured as follow:
+
+ p.FSMC_AddressSetupTime = 0;
+ p.FSMC_AddressHoldTime = 0;
+ p.FSMC_DataSetupTime = 3;
+ p.FSMC_BusTurnAroundDuration = 0;
+ p.FSMC_CLKDivision = 0;
+ p.FSMC_DataLatency = 0;
+ p.FSMC_AccessMode = FSMC_AccessMode_A;
+
+ FSMC_NORSRAMInitStructure.FSMC_Bank = FSMC_Bank1_NORSRAM3;
+ FSMC_NORSRAMInitStructure.FSMC_DataAddressMux = FSMC_DataAddressMux_Disable;
+ FSMC_NORSRAMInitStructure.FSMC_MemoryType = FSMC_MemoryType_SRAM;
+ FSMC_NORSRAMInitStructure.FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_16b;
+ FSMC_NORSRAMInitStructure.FSMC_BurstAccessMode = FSMC_BurstAccessMode_Disable;
+ FSMC_NORSRAMInitStructure.FSMC_AsynchronousWait = FSMC_AsynchronousWait_Disable;
+ FSMC_NORSRAMInitStructure.FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low;
+ FSMC_NORSRAMInitStructure.FSMC_WrapMode = FSMC_WrapMode_Disable;
+ FSMC_NORSRAMInitStructure.FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
+ FSMC_NORSRAMInitStructure.FSMC_WriteOperation = FSMC_WriteOperation_Enable;
+ FSMC_NORSRAMInitStructure.FSMC_WaitSignal = FSMC_WaitSignal_Disable;
+ FSMC_NORSRAMInitStructure.FSMC_ExtendedMode = FSMC_ExtendedMode_Disable;
+ FSMC_NORSRAMInitStructure.FSMC_WriteBurst = FSMC_WriteBurst_Disable;
+ FSMC_NORSRAMInitStructure.FSMC_ReadWriteTimingStruct = &p;
+ FSMC_NORSRAMInitStructure.FSMC_WriteTimingStruct = &p;
+
+ FSMC_NORSRAMInit(&FSMC_NORSRAMInitStructure);
+
+ FSMC_NORSRAMCmd(FSMC_Bank1_NORSRAM3, ENABLE);
+*/
+
+}
+#endif /* DATA_IN_ExtSRAM */
+#endif /* STM32L151xD || STM32L152xD || STM32L162xD */
+
+/**
+ * @}
+ */
+
+/**
+ * @}
+ */
+
+/**
+ * @}
+ */
+
+
diff --git a/TD-1-test/Core/Startup/startup_stm32l152retx.s b/TD-1-test/Core/Startup/startup_stm32l152retx.s
new file mode 100644
index 0000000..d3dd841
--- /dev/null
+++ b/TD-1-test/Core/Startup/startup_stm32l152retx.s
@@ -0,0 +1,413 @@
+/**
+ ******************************************************************************
+ * @file startup_stm32l152xe.s
+ * @author MCD Application Team
+ * @brief STM32L152XE Devices vector table for GCC toolchain.
+ * This module performs:
+ * - Set the initial SP
+ * - Set the initial PC == Reset_Handler,
+ * - Set the vector table entries with the exceptions ISR address
+ * - Configure the clock system
+ * - Branches to main in the C library (which eventually
+ * calls main()).
+ * After Reset the Cortex-M3 processor is in Thread mode,
+ * priority is Privileged, and the Stack is set to Main.
+ ******************************************************************************
+ * @attention
+ *
+ * Copyright (c) 2017-2021 STMicroelectronics.
+ * All rights reserved.
+ *
+ * This software is licensed under terms that can be found in the LICENSE file
+ * in the root directory of this software component.
+ * If no LICENSE file comes with this software, it is provided AS-IS.
+ *
+ ******************************************************************************
+ */
+
+ .syntax unified
+ .cpu cortex-m3
+ .fpu softvfp
+ .thumb
+
+.global g_pfnVectors
+.global Default_Handler
+
+/* start address for the initialization values of the .data section.
+defined in linker script */
+.word _sidata
+/* start address for the .data section. defined in linker script */
+.word _sdata
+/* end address for the .data section. defined in linker script */
+.word _edata
+/* start address for the .bss section. defined in linker script */
+.word _sbss
+/* end address for the .bss section. defined in linker script */
+.word _ebss
+
+.equ BootRAM, 0xF108F85F
+/**
+ * @brief This is the code that gets called when the processor first
+ * starts execution following a reset event. Only the absolutely
+ * necessary set is performed, after which the application
+ * supplied main() routine is called.
+ * @param None
+ * @retval : None
+*/
+
+ .section .text.Reset_Handler
+ .weak Reset_Handler
+ .type Reset_Handler, %function
+Reset_Handler:
+
+
+/* Call the clock system initialization function.*/
+ bl SystemInit
+
+/* Copy the data segment initializers from flash to SRAM */
+ ldr r0, =_sdata
+ ldr r1, =_edata
+ ldr r2, =_sidata
+ movs r3, #0
+ b LoopCopyDataInit
+
+CopyDataInit:
+ ldr r4, [r2, r3]
+ str r4, [r0, r3]
+ adds r3, r3, #4
+
+LoopCopyDataInit:
+ adds r4, r0, r3
+ cmp r4, r1
+ bcc CopyDataInit
+
+/* Zero fill the bss segment. */
+ ldr r2, =_sbss
+ ldr r4, =_ebss
+ movs r3, #0
+ b LoopFillZerobss
+
+FillZerobss:
+ str r3, [r2]
+ adds r2, r2, #4
+
+LoopFillZerobss:
+ cmp r2, r4
+ bcc FillZerobss
+
+/* Call static constructors */
+ bl __libc_init_array
+/* Call the application's entry point.*/
+ bl main
+ bx lr
+.size Reset_Handler, .-Reset_Handler
+
+/**
+ * @brief This is the code that gets called when the processor receives an
+ * unexpected interrupt. This simply enters an infinite loop, preserving
+ * the system state for examination by a debugger.
+ *
+ * @param None
+ * @retval : None
+*/
+ .section .text.Default_Handler,"ax",%progbits
+Default_Handler:
+Infinite_Loop:
+ b Infinite_Loop
+ .size Default_Handler, .-Default_Handler
+/******************************************************************************
+*
+* The minimal vector table for a Cortex M3. Note that the proper constructs
+* must be placed on this to ensure that it ends up at physical address
+* 0x0000.0000.
+*
+******************************************************************************/
+ .section .isr_vector,"a",%progbits
+ .type g_pfnVectors, %object
+ .size g_pfnVectors, .-g_pfnVectors
+
+
+g_pfnVectors:
+ .word _estack
+ .word Reset_Handler
+ .word NMI_Handler
+ .word HardFault_Handler
+ .word MemManage_Handler
+ .word BusFault_Handler
+ .word UsageFault_Handler
+ .word 0
+ .word 0
+ .word 0
+ .word 0
+ .word SVC_Handler
+ .word DebugMon_Handler
+ .word 0
+ .word PendSV_Handler
+ .word SysTick_Handler
+ .word WWDG_IRQHandler
+ .word PVD_IRQHandler
+ .word TAMPER_STAMP_IRQHandler
+ .word RTC_WKUP_IRQHandler
+ .word FLASH_IRQHandler
+ .word RCC_IRQHandler
+ .word EXTI0_IRQHandler
+ .word EXTI1_IRQHandler
+ .word EXTI2_IRQHandler
+ .word EXTI3_IRQHandler
+ .word EXTI4_IRQHandler
+ .word DMA1_Channel1_IRQHandler
+ .word DMA1_Channel2_IRQHandler
+ .word DMA1_Channel3_IRQHandler
+ .word DMA1_Channel4_IRQHandler
+ .word DMA1_Channel5_IRQHandler
+ .word DMA1_Channel6_IRQHandler
+ .word DMA1_Channel7_IRQHandler
+ .word ADC1_IRQHandler
+ .word USB_HP_IRQHandler
+ .word USB_LP_IRQHandler
+ .word DAC_IRQHandler
+ .word COMP_IRQHandler
+ .word EXTI9_5_IRQHandler
+ .word LCD_IRQHandler
+ .word TIM9_IRQHandler
+ .word TIM10_IRQHandler
+ .word TIM11_IRQHandler
+ .word TIM2_IRQHandler
+ .word TIM3_IRQHandler
+ .word TIM4_IRQHandler
+ .word I2C1_EV_IRQHandler
+ .word I2C1_ER_IRQHandler
+ .word I2C2_EV_IRQHandler
+ .word I2C2_ER_IRQHandler
+ .word SPI1_IRQHandler
+ .word SPI2_IRQHandler
+ .word USART1_IRQHandler
+ .word USART2_IRQHandler
+ .word USART3_IRQHandler
+ .word EXTI15_10_IRQHandler
+ .word RTC_Alarm_IRQHandler
+ .word USB_FS_WKUP_IRQHandler
+ .word TIM6_IRQHandler
+ .word TIM7_IRQHandler
+ .word 0
+ .word TIM5_IRQHandler
+ .word SPI3_IRQHandler
+ .word UART4_IRQHandler
+ .word UART5_IRQHandler
+ .word DMA2_Channel1_IRQHandler
+ .word DMA2_Channel2_IRQHandler
+ .word DMA2_Channel3_IRQHandler
+ .word DMA2_Channel4_IRQHandler
+ .word DMA2_Channel5_IRQHandler
+ .word 0
+ .word COMP_ACQ_IRQHandler
+ .word 0
+ .word 0
+ .word 0
+ .word 0
+ .word 0
+ .word BootRAM /* @0x108. This is for boot in RAM mode for
+ STM32L152XE devices. */
+
+/*******************************************************************************
+*
+* Provide weak aliases for each Exception handler to the Default_Handler.
+* As they are weak aliases, any function with the same name will override
+* this definition.
+*
+*******************************************************************************/
+
+ .weak NMI_Handler
+ .thumb_set NMI_Handler,Default_Handler
+
+ .weak HardFault_Handler
+ .thumb_set HardFault_Handler,Default_Handler
+
+ .weak MemManage_Handler
+ .thumb_set MemManage_Handler,Default_Handler
+
+ .weak BusFault_Handler
+ .thumb_set BusFault_Handler,Default_Handler
+
+ .weak UsageFault_Handler
+ .thumb_set UsageFault_Handler,Default_Handler
+
+ .weak SVC_Handler
+ .thumb_set SVC_Handler,Default_Handler
+
+ .weak DebugMon_Handler
+ .thumb_set DebugMon_Handler,Default_Handler
+
+ .weak PendSV_Handler
+ .thumb_set PendSV_Handler,Default_Handler
+
+ .weak SysTick_Handler
+ .thumb_set SysTick_Handler,Default_Handler
+
+ .weak WWDG_IRQHandler
+ .thumb_set WWDG_IRQHandler,Default_Handler
+
+ .weak PVD_IRQHandler
+ .thumb_set PVD_IRQHandler,Default_Handler
+
+ .weak TAMPER_STAMP_IRQHandler
+ .thumb_set TAMPER_STAMP_IRQHandler,Default_Handler
+
+ .weak RTC_WKUP_IRQHandler
+ .thumb_set RTC_WKUP_IRQHandler,Default_Handler
+
+ .weak FLASH_IRQHandler
+ .thumb_set FLASH_IRQHandler,Default_Handler
+
+ .weak RCC_IRQHandler
+ .thumb_set RCC_IRQHandler,Default_Handler
+
+ .weak EXTI0_IRQHandler
+ .thumb_set EXTI0_IRQHandler,Default_Handler
+
+ .weak EXTI1_IRQHandler
+ .thumb_set EXTI1_IRQHandler,Default_Handler
+
+ .weak EXTI2_IRQHandler
+ .thumb_set EXTI2_IRQHandler,Default_Handler
+
+ .weak EXTI3_IRQHandler
+ .thumb_set EXTI3_IRQHandler,Default_Handler
+
+ .weak EXTI4_IRQHandler
+ .thumb_set EXTI4_IRQHandler,Default_Handler
+
+ .weak DMA1_Channel1_IRQHandler
+ .thumb_set DMA1_Channel1_IRQHandler,Default_Handler
+
+ .weak DMA1_Channel2_IRQHandler
+ .thumb_set DMA1_Channel2_IRQHandler,Default_Handler
+
+ .weak DMA1_Channel3_IRQHandler
+ .thumb_set DMA1_Channel3_IRQHandler,Default_Handler
+
+ .weak DMA1_Channel4_IRQHandler
+ .thumb_set DMA1_Channel4_IRQHandler,Default_Handler
+
+ .weak DMA1_Channel5_IRQHandler
+ .thumb_set DMA1_Channel5_IRQHandler,Default_Handler
+
+ .weak DMA1_Channel6_IRQHandler
+ .thumb_set DMA1_Channel6_IRQHandler,Default_Handler
+
+ .weak DMA1_Channel7_IRQHandler
+ .thumb_set DMA1_Channel7_IRQHandler,Default_Handler
+
+ .weak ADC1_IRQHandler
+ .thumb_set ADC1_IRQHandler,Default_Handler
+
+ .weak USB_HP_IRQHandler
+ .thumb_set USB_HP_IRQHandler,Default_Handler
+
+ .weak USB_LP_IRQHandler
+ .thumb_set USB_LP_IRQHandler,Default_Handler
+
+ .weak DAC_IRQHandler
+ .thumb_set DAC_IRQHandler,Default_Handler
+
+ .weak COMP_IRQHandler
+ .thumb_set COMP_IRQHandler,Default_Handler
+
+ .weak EXTI9_5_IRQHandler
+ .thumb_set EXTI9_5_IRQHandler,Default_Handler
+
+ .weak LCD_IRQHandler
+ .thumb_set LCD_IRQHandler,Default_Handler
+
+ .weak TIM9_IRQHandler
+ .thumb_set TIM9_IRQHandler,Default_Handler
+
+ .weak TIM10_IRQHandler
+ .thumb_set TIM10_IRQHandler,Default_Handler
+
+ .weak TIM11_IRQHandler
+ .thumb_set TIM11_IRQHandler,Default_Handler
+
+ .weak TIM2_IRQHandler
+ .thumb_set TIM2_IRQHandler,Default_Handler
+
+ .weak TIM3_IRQHandler
+ .thumb_set TIM3_IRQHandler,Default_Handler
+
+ .weak TIM4_IRQHandler
+ .thumb_set TIM4_IRQHandler,Default_Handler
+
+ .weak I2C1_EV_IRQHandler
+ .thumb_set I2C1_EV_IRQHandler,Default_Handler
+
+ .weak I2C1_ER_IRQHandler
+ .thumb_set I2C1_ER_IRQHandler,Default_Handler
+
+ .weak I2C2_EV_IRQHandler
+ .thumb_set I2C2_EV_IRQHandler,Default_Handler
+
+ .weak I2C2_ER_IRQHandler
+ .thumb_set I2C2_ER_IRQHandler,Default_Handler
+
+ .weak SPI1_IRQHandler
+ .thumb_set SPI1_IRQHandler,Default_Handler
+
+ .weak SPI2_IRQHandler
+ .thumb_set SPI2_IRQHandler,Default_Handler
+
+ .weak USART1_IRQHandler
+ .thumb_set USART1_IRQHandler,Default_Handler
+
+ .weak USART2_IRQHandler
+ .thumb_set USART2_IRQHandler,Default_Handler
+
+ .weak USART3_IRQHandler
+ .thumb_set USART3_IRQHandler,Default_Handler
+
+ .weak EXTI15_10_IRQHandler
+ .thumb_set EXTI15_10_IRQHandler,Default_Handler
+
+ .weak RTC_Alarm_IRQHandler
+ .thumb_set RTC_Alarm_IRQHandler,Default_Handler
+
+ .weak USB_FS_WKUP_IRQHandler
+ .thumb_set USB_FS_WKUP_IRQHandler,Default_Handler
+
+ .weak TIM6_IRQHandler
+ .thumb_set TIM6_IRQHandler,Default_Handler
+
+ .weak TIM7_IRQHandler
+ .thumb_set TIM7_IRQHandler,Default_Handler
+
+ .weak TIM5_IRQHandler
+ .thumb_set TIM5_IRQHandler,Default_Handler
+
+ .weak SPI3_IRQHandler
+ .thumb_set SPI3_IRQHandler,Default_Handler
+
+ .weak UART4_IRQHandler
+ .thumb_set UART4_IRQHandler,Default_Handler
+
+ .weak UART5_IRQHandler
+ .thumb_set UART5_IRQHandler,Default_Handler
+
+ .weak DMA2_Channel1_IRQHandler
+ .thumb_set DMA2_Channel1_IRQHandler,Default_Handler
+
+ .weak DMA2_Channel2_IRQHandler
+ .thumb_set DMA2_Channel2_IRQHandler,Default_Handler
+
+ .weak DMA2_Channel3_IRQHandler
+ .thumb_set DMA2_Channel3_IRQHandler,Default_Handler
+
+ .weak DMA2_Channel4_IRQHandler
+ .thumb_set DMA2_Channel4_IRQHandler,Default_Handler
+
+ .weak DMA2_Channel5_IRQHandler
+ .thumb_set DMA2_Channel5_IRQHandler,Default_Handler
+
+ .weak COMP_ACQ_IRQHandler
+ .thumb_set COMP_ACQ_IRQHandler,Default_Handler
+
+
+
diff --git a/TD-1-test/Debug/Core/Src/main.cyclo b/TD-1-test/Debug/Core/Src/main.cyclo
new file mode 100644
index 0000000..5378c3e
--- /dev/null
+++ b/TD-1-test/Debug/Core/Src/main.cyclo
@@ -0,0 +1,5 @@
+../Core/Src/main.c:67:5:main 1
+../Core/Src/main.c:118:6:SystemClock_Config 3
+../Core/Src/main.c:162:13:MX_USART2_UART_Init 2
+../Core/Src/main.c:195:13:MX_GPIO_Init 1
+../Core/Src/main.c:237:6:Error_Handler 1
diff --git a/TD-1-test/Debug/Core/Src/main.d b/TD-1-test/Debug/Core/Src/main.d
new file mode 100644
index 0000000..5a6ecb3
--- /dev/null
+++ b/TD-1-test/Debug/Core/Src/main.d
@@ -0,0 +1,52 @@
+Core/Src/main.o: ../Core/Src/main.c ../Core/Inc/main.h \
+ ../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal.h \
+ ../Core/Inc/stm32l1xx_hal_conf.h \
+ ../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_rcc.h \
+ ../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_def.h \
+ ../Drivers/CMSIS/Device/ST/STM32L1xx/Include/stm32l1xx.h \
+ ../Drivers/CMSIS/Device/ST/STM32L1xx/Include/stm32l152xe.h \
+ ../Drivers/CMSIS/Include/core_cm3.h \
+ ../Drivers/CMSIS/Include/cmsis_version.h \
+ ../Drivers/CMSIS/Include/cmsis_compiler.h \
+ ../Drivers/CMSIS/Include/cmsis_gcc.h \
+ ../Drivers/CMSIS/Include/mpu_armv7.h \
+ ../Drivers/CMSIS/Device/ST/STM32L1xx/Include/system_stm32l1xx.h \
+ ../Drivers/STM32L1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \
+ ../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_rcc_ex.h \
+ ../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_gpio.h \
+ ../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_gpio_ex.h \
+ ../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_dma.h \
+ ../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_cortex.h \
+ ../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_flash.h \
+ ../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_flash_ex.h \
+ ../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_flash_ramfunc.h \
+ ../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_pwr.h \
+ ../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_pwr_ex.h \
+ ../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_uart.h \
+ ../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_exti.h
+../Core/Inc/main.h:
+../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal.h:
+../Core/Inc/stm32l1xx_hal_conf.h:
+../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_rcc.h:
+../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_def.h:
+../Drivers/CMSIS/Device/ST/STM32L1xx/Include/stm32l1xx.h:
+../Drivers/CMSIS/Device/ST/STM32L1xx/Include/stm32l152xe.h:
+../Drivers/CMSIS/Include/core_cm3.h:
+../Drivers/CMSIS/Include/cmsis_version.h:
+../Drivers/CMSIS/Include/cmsis_compiler.h:
+../Drivers/CMSIS/Include/cmsis_gcc.h:
+../Drivers/CMSIS/Include/mpu_armv7.h:
+../Drivers/CMSIS/Device/ST/STM32L1xx/Include/system_stm32l1xx.h:
+../Drivers/STM32L1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h:
+../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_rcc_ex.h:
+../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_gpio.h:
+../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_gpio_ex.h:
+../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_dma.h:
+../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_cortex.h:
+../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_flash.h:
+../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_flash_ex.h:
+../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_flash_ramfunc.h:
+../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_pwr.h:
+../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_pwr_ex.h:
+../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_uart.h:
+../Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_exti.h:
diff --git a/TD-1-test/Debug/Core/Src/main.o b/TD-1-test/Debug/Core/Src/main.o
new file mode 100644
index 0000000000000000000000000000000000000000..2cda235bf6ca3a6722d2e9833c810d2f91ceeb1e
GIT binary patch
literal 718172
zcmZs@2Ur!y_dmRQ_inwt+6!XW*n7p^O>D8p5;bb9vBx9=iUJnI0t$!-C<-X3hyoVG
z28g0!#ReAa9RvaO|2Y@({pEe0mq+%@>1TFlXU?2iT+wS_Z_P{&fmt;HQw^Mn$GhmnUc2_``@^&}C?&a+sfIZ9Gy#RZcxBCG0
zEpPV&>|fp<064I`JqU1cdHYAepUT@q0Ed>hhXD>RZ;t@{xx76Ra8!AFG~k%>_E^Ai
z}~>bL!1AE2DC8J+dj5i4i|oxmL9pr;5Evu48YeR^^FfCI(E*
zo>+NOHE22KCl9OAzehgvt7W3fdHE#Px#MJ`^YY0m=cHd5=aOH4%x9cCPQjI1K80+R
z+2MLKjo2$>(cs*1BImq(BIBHd-xB1M1AffUZ82t|egIP|V4@b+?1>s&D^HRKXlsp`BoTd*K=es`Uq@g6=bJg@u!sAE
z!3Ue(<^BC{9~%z1JEH;amYU0&R1a+qEkrn@HrmdPyO=e}$w9Bll}s#|ULEafptF##
z;-Ir!(!`|c716E$x(alggRbJ1Ph38osa4a-?1&5ZXxQ>eKjwQ{k|yC!OrpD0skhd_
ztLeD2Wpv!3$z?pXgU6hzUv_8OsazNazY?BZ924_LJnq%0ug|jZy7COGX7FPTyDc!)
zW}i?q_p&%fOQiq&NUTt)g~+JQ7-C$biuB@2tmMq9V3JS%LtxZ@><}2PeIH!^zulWfAlDMsdz}VFMj5!O57mJrvZED0Z>WY@;
z5I1kZMSX=+G3we@da;$=M7XPi)n-+9(PJp}$CLshqsk2w8J;b}
z)T)_%R1B{w!z9%|Pk?b{n3j?6V3y(4>;v*(W*PoK8CFqM
zl#EWtlwnm>NnL@(mSHtj{YKzM9xTIZtDchHp)#z#s_k<`d$1=fP$
z`;=iuU@aNGZy9D)jroH6(XR}v$jEymaSQsZL^zWqwMpR_J-tgpy}h7t)jfDzO|#St
z%PqzNrQ-7H;H_fR0|G=wXw0pGP?>y-43a<7m9D>@g*>AUYR)l2Yc38Xtx
z%w`$!rIub2hOIK5XT&!SM9u!ON@T?M4n$%veuvm62cl)v)y}IKv4FcxhFXcmab&1(
zDa1?54K!>X!kuj3feT87o+e;PQD5i78E>QQY*_P}@(E3r<%bXKuCYs5WMS$~J^
znq?Y{YV1GIcP_)!s`FUB#kysfq|!A)ObyB~t?E6p8L@F0W@KdF?Fgd@n+)4#va7X9
zO@9Zh_|uFzjMTim|F>rgjMS>E|Llpin9tglb)P*hg44l)XxS>&!0GHjjEp*VFDAUM
zoD-}$9--9B2Te{lN5Hjme-%B#NLMu@_2rh3=c;m(?||&aa{?nbb68>6=yMz+|Lggm
zAiU83dd_XkGxEQl?Uf)_?wO@%WfzA5EBm-3kX{a?BBTBq3#C3>;J-1+gPKw_GYl9m
z+|qUM&i&@XV;J6ljVYW_kH%<}hpIFXQb^MBkEg)&lxM#{n~gaxGVb;Q9qvD%uLVwO~X3#2xCXE35!R+SMMraqfgSH;N7
z9Y|yLcqUB$?LeBbRj0z*3J21P9ohp1+$zyr*N(lv5aF$?%)>w@Hr)$49+hb5yD$PR
z50%uFOW;VP3nRGTD!iu)P4?>52vuIABC58k(&SIrU`t&&M)~*FKOU-Pls1k#r)J+&
zRxwI@2O_c4bv&bVav)mA-Bx-y5F`7%4LH3Wh?Q0LK&PJr!L8S>#yuRs+2O}A9F#>V
zXmXDZAOOy5smRpi*5V%3=6*)P>BQNw`qknVH4qtRZmUVfgm9m6qjMPbc`Vk-8g4a|
z6|$gig~6+AG*iEoEFuiT(^LY>2v0z;{J2`h^i@KxN#zes39Uu#vWKRGJ5k@&?A*h!
zv!~WAaB8wgro+o#r`?dM&0d<1UPU?`1X7nBmxrY#y4F32)n~2G1V%aF5NpgXI0FN*
z4zVWeh9Y$SP>qK$-HaVI5=dO__dr^)>ZuTmuaye}?O4+YAjcd?C&#c+5}jz+xUl;p
zL`FI8bQwC`*wq8!C)t5?cMJjLj1vuko{T`#xDbN2K)HjUP+u0KsodZS(5{lWRb<#k
z);zf5A<8g@hF+M9YqOTBGRB7E;)E6>e88{}=;b%0A}5zxu$CVGlb{I`~_NPZvg@`PPuLo?|pI
zoHd&04wb4GYO5K|PR>H+s;wF#Fzg$Q6%1GWvOzfztbPgk9JC$3><5mivA;QbdqziM
z84j`ekkEvVS25?T)HRjw6q6l{iukQbtQ~s<<|0S;Qsq05F*PaYb^4c=QO+C3n0lA<
zM*YjXRL&d4)TB)j*>u>uTuvX3fowU4i7wO;5KzQj>)Z!qY>OQ|!F&eFQL@)1hhvu7
z=~k$Gdul8xYG#?8CS=Yxb_L@+q%F&^J^0m-r=L#vWrJ!jN)#B?x+)yQ>KIPnLDNyw
zUenLgP6Hd|1pZ$FS055p!BN})BZ?sbK?$1w6BG=L#!21Jf~UYU1f<%GM$<*Z=`jhF
z>+(y)*CsE_X_Op~pu_R?^
z!gj6X=m(;ySE*AaA{zfgbh6Z|)X!2zH)&WCYZgevT-OnX#lmv>f8831VKuRJ^cI9(
zML(i~i8WSOR)Jw`<^92UwX+C-1S>efLQ~wGisiTCe>bucZU^X*PpmalNps6sBN
z;q3{?)46Kc?cj$y!iv1r=*2T!6@j<^Jc(HPGFAXfYaV2LSOZ^k))*|-wTzr>;*}Fi
zkw0oVY-zmEkj%V&SwF~CwK(L}|Gjd^rpSnz)Bk_yylxk^E^4l;?LX4o0y|$h-32i;
zQ8kPUUEH@RYuTn--
za|x{EXmWn4s{hhXuyR?GJIz)rZ{1<5m&sjL)hH)rs%rAqFHYE@s<|($QyDv$t5wEU
zbL&;KMo_nRtDMVPe7tJWH7Jx}<$`!p_-Ey@`CxWR*pM*ocGLCDaU}T6j(ONkFj3e}
z@l5DbqBpHUlp#lu?=u3ZolQ4WM)yTfP)lH`UlWVy{U@|bpl+Ov@N@=WU@
zvOkq0c@HFPJo6`#FP@2okez-XXNYdLb5;HndnKq$j7$YX32aXp-g{^ReYm9~zwHa;V6pyO@_P9Uy$gXl&x*=hcqv=$zu7+4>&Huo;k
zuQqmAc33d%APecu>H4uV(W9@Eo#!FcZdFPaj?W}YHnMokH;!oEAk*fVm~Lcwa|Ur6
zBG*Ds`w@Ln4~pTJ&J^eNKgrH>6nuHc-EoaXX38^9yovs+54E!#y}qAL7Peg>YbibH
z8o!UO#~oUq9QUV{@STb`X$GRy>o>ur=BLRF_$ERpHoyb
zQIo<5Nha={&J=Bh&D4(dCwfW?l1xX&%`*cuB){u1#W1oxak(&(KQWkO>I@^xX`P5t
zqY_C@KTBGdLW$CZCrbTN(v9|}Ykfz|>mB3mO>g2dBPiN-*<@`^EwaWuB`^Q{LG7(Q
zh#ulilAm(O=G9E1XC5TVjwf_2xI-QXjw3rh)rjkwNLntwblpk?52hAs6C|*aet&@5OZ=d+5E{7r<6#RzdD|jFoSdz7mD!1-(>Tm
z!va5tEbPpu>xux9KNL>Z-Z*B1R^FtQfXWG;$aT_no=5Gc|B(Ezj=3VNA$j~AOC-;X
z8&C2Fr_ojaiRk_6QdDjQM5%+!l4o)_3D=pe$j(CSx-f@hedd`9ONd*m4#n`cGF{yV
zk(YweWcmC~x~}X+^oZ7^_53Dr7rBw{4}Gbgz>xKVvwck^-|(v7V}^udnN((EDGIh93PSLaf@
zWqaaAjH7;CL4B5ICOUc~`H`>Vhe*;}MRdzwBp99-kkj>(C^k>~^el+oux6
zet@pEzmf$H$6B*FlG>e|$k!ADwbPc+bzF6l+~Pr&+xpOT{VlrIOs9CZAkoBAuu=?X
zBB}i`pSU|G66M+tWUc!~y1vJ2!ZX($Px<^+((T1l%uc;X^5H3pn<*JJMHr^dCk}PuQ4l@&1(~-Q4
zT~FJC{xx`4ATneI@U3k{_aAN-A3LA
zFQ>L|d-CpgoGe875&gwGYPSm_%h8UtuV4^)Y*B$I?b?t`s^hIu-jV&EW)S7z1G;()
zAelkGk^Ec7eRvorFaq=L19{npw3cVSC-b13tW4J`$btkWr!Ub{e@1DN@xzD`nCllv
z%Z&L)V4h5+I1~4)(e781=)byS2h21IrM7!6X+_5oqC8?YRu{bqH^nzzmvCZOZuUyZVwz}y^4?b*mf1ZImP4}3bEqHXHPMO*zzx^Em$xu7H6frP(NKcF|t_P`JR
zobMh4wVj2sz>dmvTsvJk4Q}T@SZH?Hwg%j;%|C+fa*by8ZucZa-#>jbD1$%Iy!rDb
z>`C}v`p}F#bv5N2b7wBabwPeE?ELfOB|h7|4Pr1mjvVY{Yf(-c
z!e(`Ym0fH_$_ql->nM`(VeD{vH^SL2e?oFMTlXQr0d__J3OsZp>RRY^X|;DPVw=7L
zWj=n!>%Sl})9oqfzfXvSjaf;q*r$wE!%UThBbkivR)sS}hput8Xw
z1s|3@18gHZ+XF)^jP)73s(XK!TBF)^4)OS?YHI=fRVnlULRE`y;J)oq
zWuT9Iw5r2z0LN7Ybs>_W3P&N5f1pZjRNf;)E7bG(%D>V>cKU@jCQUtlf$7eI2J~TF
zw}C!8a0S}y*a;Y^I0cHn1gYcftwdm#S&v*qm(Q+jLXQsrl$)p%^Tus>zl283-0+Sx
zKIRIMAA*;mQ%zpARx_%mbmS*A3-5>V+BD|L4@gDK59=O1A>oK(NX!ETS
zu5BmM8{N*344L+m+MstGqD`RmXnq5}`fs3|eCUQ>AUS^6BFIc1zYj9=|89os($}8g
zy0JZIgn6>ZX&<(k?Qsx2@@MCr1~HT!bQ{=y_K6)>JbQN)0y@SzVozWl!6&kg=#yAS
z_{UjC{3lonT1a6X{W!x?N6KzN)x)r7Ycd$_D}8(ohgEz!fa2sj1fkT4ISNWW*U544$)BCc+1)fiR@3bn>@>|eh!gy>>ixP@aNgaw5h$$*6ae28|*BaSZ}iRG7wT8dvp!JGj=>>
zOV3$96VyMmKT_UU$Q}&_R>a29(_XErjS>?E{o@-j?Wr332Z(;EVRb?DR}BaOwoP>b
zN5>fZPg?_vP!&bM(O%V;4FK_~1++#VRjmmC@0jXRYhdS9$7y-Jpz^2l;!M>*N`h{w
z#?hRAUzJHo!vockVg&d|ReL(Dn)*sLc?+=5str{DT)81pQ1{>rXAs#suI~+C
z>$y#|^V!D5u7vt_?iJ0H;asE(?%8gx#R^~txz&F|8^CEUl3uVBZc6R)$*JZ+
zR}h^2=R>7-FeV|sPSLsY7q@#AT2Ff9;c$cRS?Gh9`usq3f`NlL)Kh7ER8~`d+rW|p
z+l|M)0i~(`9oT45r#ITIcXmJo?LsO4={R~fB)dE~j%&9;IECPQHr|8wz@OSfclb=o
zLdR97*M7?P#^BESI0QFl?ljuf{!x<#Uy_i!3*fjg(iyTRgpM@LoE7$61xOdhu7R0r
zLLYyCJHlicY8m3EjR2p-A>R;&o7|*7?E1ZQqhv)lj-W7lctZg6^a@g^d^XIZ{Jb*oB;~oHe!mgyw=CKVZ
z2YSYyqVe;Bz1tARUa}SX0hF+v697utB_-hbsk#>;IDb{2yHMD!I=3Fg0F@JJVSJG4
z>l1(-s(q9W?No(OJtaidn--!_Rd*UHVXA~I@OG=l{fIdCs6On0>AfoF_OQ86rO=>?
zQiW1gCtCGoFt7uvc;pv+j7onDR!*x1Dj=q)!f|xVpH-z&Zg5UjB@<%yf+$K9uS(Vr`(^2m1Xa4lc~TnT1vK8U+XySW|Q
zA8jES!udu3?Ba(12)AKeT0ekr?)g-h-oqWD>>`4*(fhHF^P-R_IEv-^4uHrZZd?x#4|DI=f_Q|RkMlo1o?9CM>=;+27O9<+ByKqE
z8;)~xuE1t8=M)IZ)7;oGkUYZ;#_2JCmWv1l?;@vhg=7X7+W;OebN|qSn8|%!50R_f
z;ui3CjcfZ1*mZ6(?f-6YGifcm#r;NmnA_aOsqmN0_3Q&HceyWmVE4Jj;{YCTbzMNr
z<-XEh?h*GX6Y5VmZYtb9<=*xH?-}=)R^I2FA8pKEaayV?z2=;Hz~5W0vk7|dxE=V`
zjQ_wLGlTe%3!qsfpS!aG3I$xlfeR~XwQSIFflD_HzG+k|03k49_qP|5XEo388JqIjn9-(?OiN|3L8K)hDaM=27)%cMucQimkZ@&+0|=h8L>6X@U8o?tdLv
zvHA&42l!I;+E0-Ds?MXW_;>Y$B@l7tQ?vkqeAHMFgZP+JuoA+bO9OEie=Hjw!m!E$
zg!3DHLEOW)TZ@n)_~(?|pW=t?056%J-yT>BA5D9#Gkl|w5IM(RnhAgB`396}r1Fo>
zLL`m%wm~F=U+_DyOZ=<-ki5d{Xq~vqH(7|=bDa-32i^^S;t2S=#kxT*xD2)meUeXe>TR8Lr*dD=l#3B8j7
z{}Ga>gzNzDP76I~@=p;y%!27R!kJwVc`Fz`L*czJJskml5RwnV!zbY(P1N~9Q+bU7=Sj+^2#^snD7-t*=5g90&8?g}-V-#8vE#O)>8-_T2@4E5-X&
zfO&{harVxy7WH*;dpyNoiRUGDbp}`~cBik=)`{xb_;zxbHuf>_Zv8`wc{KCR(#VpsZ@
z>WKJ^im%7SPXE9|f_T3kc*jK_+QFU>C4Bb5pAtQ>nc|bhUZ)|MB0i$QcSc;^4#ab!
z0oySCytrBbF;%os;-4lKKZD*y@nIaW3^8c|Brl7u_!^SW6xYuM@2a?%>fP7G!L{J%
zx_F+Zt{Y-Kns?nKx1S;6F0F_J(L-uO6{yux@e)XSNkImPcuRxxV0xXjkk;_^k{%m*
z-bZqyIcuYIw>3mINpEn_#&4F~asd3KL1e{WT3#RFZkKwGgs}jrH3hgs>Ooc6VCmCh
zi0qQW>CFk1+75+Cxb&W8#odw^s@GC2V}mBz0J$dlq%BC_X_VGE4CkS6{L?3MKV1+drBf)F@*D`j0r
zfbS%%Ls-0}NJ{KKNtu&jxfUo7{r-6Wir#;{XC>9Tg^m{kgJ1IXc
z0+uXqZwZCda(#;Bj6By3dS~UyRJ%SeV=BiplDE((Pm}Z1DD9-n(=cuE~`~fS4uMqSxt$eEJt)H|2j&W#Zq-PBgc^myc2Y@=^AtNA*em
zOy>#(^0;3CKFc-M0u;&BD0llJzZ?Q9CGvjSl$Xjpjrni#xn&6AyX^A;z)d+psiwOU
zwFn+oDbYs(Jd}AYk~Nl-tbB)H-hoKi;9
z(PgsITm{}WWyN+VWGmO{!97z}%!k|O%JjcMe4$wHL*%6rYyMZEJS6a{m|De31)4GpJ^?CrGlW@o&dewnsHPi
z-J@y05?F*L@K;#bt4S?^!aj|APk1<_c|%j)Va=A&a2v15odl4mX?GI5B+cTRuz6hb
z{AT$^vgY`F7^*dbULoh%bgog`?-WGp{6MFTb;HjvuARJe=uYRSM`5|^b1LY#e5Bf1x4kr9ci(pj
z?H)os$n@-zjP`&|uVH6Yloj0HPT?ySe(9-&pu4kO@QEP5o~`&0SO7a>1&r@xS8W3^
zoE;Pi@qKJjAAkewtj^^{f|dMaI-yv_cliKm5B~7a@UxmP?hCVPct3aOdh$V@AbRmT
z7DCsX|IioMT3+}Jy>T=9S^7n@Y7g`1oGky=mqf_`cPp9KcX8Hg85jgLGI+MP(BsHmr#bd
zi(gIKwotw+9l3__ZQjFXIKPQD54-tgt01|DZ!j7*_wl(Y@DRz*qq%oKpFIj92l&z%
z5Q*V0(rgsVKbQcKgM2002FLNUhr#9%zGEV=c)kK1LmlPKAAlX>4e3xw;JeVBNaSB%
z1uu!Oc>(Ij`2~A`o#L-k;+D+!cn`_b{8tl*Df|WGut=aYdILMl*K&f$IerknTSgu|
zsSe`2z^Bq}P30T5L1bzC=onz>d^@TbUgY16f=C9RZUgZWA2tKnW!`HuuuT5kKZxuK
zpBxQvl{Zm^=Nd0Q1D3^y=EK8v-lH0@8~n`!P`JqtD+2KrKhy<5+~)Vv0)B^2q;Z$c
z|1lCGcljYyVSCD#HU%+{@6rJG`WZiREO^iP7}~+S;GLI)_>wnLHt>p%?*N6@d=kxY
zZ}@5pAo&*WIk0zpuN_c$&%ZbWg%5l&6}~?5+bh8ICq9l2WAgcV&0(d09~S|U&wNFi
z1dI5+e?zjE52OXPly682<2SzlAOKf^Nr68%p$fgv?n1&abY-P5#s!#%Fk>IAtP#eJ
z2JjSiyMgB=6w^E5EmWt}eyzYVkX$EdUqNKO@b^WCY!LizBTgS--v)T_6@CeV$R?p_
zdx&fisy_kGPpB0Lb$?;ze28olvOQsQyHJmIwE@B(G^+#(eVzjg5<+O1+#&ePg=Dax
zN&vP~IQJt!h%i4LlDmXt+PZ`a4SNEF3GD+Q87{2a4fWlE%VB^$!pctY9wF>ZgZI6{
z{MiuMCyXuxF;e)ADo0VmVmoeRwD9p1MD`0ARQ)<2RGkeFBP150W3j^OrSNbNAI?MM
zkdV|H#8bkd-+^5f_WliUO&E)!A)h5=zJ%UQ!8;75ZwW)DAc)(-PbPpn!Y+DcvW0{n
zf!!67V_@^1kiG|c_l3Jub$=i{ssfRRLbGY$@wMRn847QN29&?O
z6`W~b@=gf<0oZ#XjB4JWgxL1*kT1Ng4`YQwJe?vG2^E^+o_!Ji{0hlpA^!r1C4!7o
zHEg5i`GWXW=s;`BHz98k)Llh^mOD2wYaKkei%TeBUn$nQ3%yn1_zp1UA=W+#Y_-^C
zB&@6vhjf5~r)WJ1%u9Ur5Wrhx==6Q9IPPait`n
z5u!KE?0dySH30UBY4}!{j}%wY<}XT|8VO>wm^KN-1LE6e05Rg0zu-1j45bawK{12M
z#fQY@RuJRFj#MT+BDOFBix;oVf`W-P>d3w37h;3<+y(%961>l-^V?IEZxaBjzb&>x9$s6Khs_Nbp
z*VDUsOWdjkc3TWu0dPnB_848cD=z2_$$O$F6?E>48>v3}K&+}kA0CQlqQT1%x6_^_
zSG;%_dXL4OR26(8zTAeWpNgI8gP12aqhk0o@fRMBUWhl6!Fwsj(?0K&SbZNv-iY~>
zUA-0KC{1`L`qMGMd$AU+2p>e-A`m}{GJP2ENo>;(pg?>^@84&!I91D?EQiu`2Lpq?q
z!y4(wB=pZy@<{>klHw_)@Rp{~_epCdk;d6NsS=ecHc0h$!-|g-L7D7EN!1xdU&-wg
ztZb6>kHFh3HNOSoR_PnPD}K@=+93E#!a$hbCgnE-*e)eb1PG9vUcph2^xIr0?2u+h
z!%DCu&x4hn(u)RA50OS7{o{8@cc}gwCJlT9g>b134XNGIq}34FBU$X=MM#HF!pdH$
z(k&1pr9e7;i;^abct+7u(FTD15*9TKc4=G;Jj6(&Q=xZI(yE|$NXn@P?69=qFhHD?
zOQYwAba5L%yfi2XddH;Ma{v;gFOZ+A1rARlg13M#aTL*Afs!u017o=CTHl|9$`$I2H%A@^#y42poZwTV5^z9?8T$3Jd2gs6k;m^jf!=9Q7?55O?Ce>S#OC?~p
zC9LKc?9!D!=zF$waVM~QlA5Z>_oWL1;NgKZs|LVB={Rj?bENcnh&osLNcrGn$v~s$
zi4;v=3_X=T(5@j*5*EYCGpR*$falVzi5sRC_>zDONu3BmaX
z72r#xiEE%xD)sCR@Ky5P4&rwyl}@-_`|4U_Q+puqSF!bs+I_FuRNTN
zb|U4el=no*KT~2IEx)3|+J1Q(l@$)iy{NY_^34_q_n!9^zy>
z9Wo!0Rp($OUe4s;@0jfT3Z@g}HYAxSH>A`dNq*K23ddz5y|5?bmKh+PlKW1DUb37?
z)!EbXfNXe3k=Ia(@r>+?L=QEJyx~wdFLM%z7i6CjNT$k#ls2Ww_g+IJT^2gQ^hJ5r
zAMk!jW~gF#S-vv?O1VM@B&8sw`B5m22`cTIz1dUpK+ZO*x|{h__@_8nA5n
z1kDfSLEQioi_eoxp2g!WdS_SYl>(aey_ApNpzf{gq&aJ?vh@KJ)+xxEL`%;m#nuiAo0a`Jz_us}8-Q(9>=)qHU%5h6x^2ojDkN-I
zrU%1HfWpvGZlKa(8We&Q9j&lCl)Njzf|dJ}+U`;=Cjtvq^64xgOlkWY^um=6N1(S`
zIdLDnJ<7#eAfnDP1|oZvQ&hx^R0gDh7p3Iv1s1JTash9@QiV3C2b2qR&Jd&Yq=Hqf
zlJpJOL1lY0ct5OUe+My6ne`{IBg&jdFdeTPq&s+2=}RTCV@f>LaTAmS5#S{%`)SXA
zTp92YdMA|bDu|p^boBgADIY8V$;w?i;5)6HrSBS3lpl`(JEOd(P3So#d@>xJS9((U
z|AJDPj?7b)U0VRslnQeplCC6B#(7a$d;*R#6c1lWURHe0!&s)`mH?3}O7#@<;i_^W
z1mKzy^$ff$Wu_Yxt}AOOiMpW-9}O$Fl?B(}?~am2C(qf++)2RhDw8?^yQiF63}g3|
zZ!EwAWg=~eA1bx(1Itw;1;!pJK{T;ERyuzLc%n4U2Y9LsN`QwvrQ2mFJX3z5VftKo
z9}3eimB}CB_Lbs)9g)3OrcveLjdEf?u(!(N572w3lq!E;0QOZWs15Krhf&tRx{@;uyvYhmk^+j#)C45jhZ$z7x-!d&O&{YCg>iBn>9W?fNjxSTm#-#
z%{>K}pJrqgfNh%A-XLz*aPJ@)ph==PE>N?IGVvfyU=h6U&=h|F7OZ&`32dik4%KmY
zXC-9
zT?6r`=Gs#bk7;V`0x?1JjP~z|nsKxUAJ+)WAaX)eL<{sujrC7Fs#6+2A1EYi&Z6SP
zpVmCt4=hEqjlM=ZqZvnKrt_Lg{Xo2+iKkQkR83n-57IOTXm_2iNuW={E@~9YZ89`*
zJSx+dG}A30W@;w5gLp-A`xYEs)#Pe{UDGtCJ#&_(4+reJX6RrTyP=tU9L8>Hsy_y}
zt?5Od_uSE_bHU5jY^TZUu4X1}bMI+1DNw(!iKi#_KvR<@frpxQl&0lsuB?aNBaQAL
zc#ky+BS3tj(OiQ1Q%!5C^yg{XQ$6vSM%^9QbIqZl053Jm7XrM}EDeD7*KmM7ywMzt
z0P(HnZ9f=$r+GmW(tFJg1F#R8%`}ofX`E?}%-77Lv)BU7wLa+4XHAL=K%r*V8z>ZM
zE|0?V`=Y5F53E>IHyz-cCe#xm-!+G30&~?`X}q{;N2`IkYbPFp&6V2S*}zt5uib~F
zhqmx2MAm43cnU|J+R>lD^V0S@gdn`NvoAtqtu~FwGP?;#SPJ@N{~
zKr!*#c0Q50>o;6e++O~+p#XJ#A$oBfx;2(
zuxC&|rmaqiXM#3A93W8}c>uwm&=ym^ds2IvN*JfKooN|N(K=5Dc1Byn2a;#Cfs_HB
z(;8@pd0rbk8sLI2z%$Dn(q>_NIzihV~q7j4o+6Q=RX!wmlV=u4-pd
z`R$r^ZhsK7v@@wXbR${wweShx3o21f_Pio$bkOc(b_59%GPfG1d+Si
z4Ek9Ao^}~c9{06>(%kw$>rH3=54DqN!OYP80))(#H`c%!{P2$FBLYRXODY3oe_c(0vx7a@Jn=F?H`N3Ed}
zBtL1lg}`m8*5w#PzG@fKK>4QirOm;2?W+?|aMd+Qgo2yyJQa4`bp;LZR95Qlt%u|)
z-QzS6J#@{f*tlBv#}r^|bk1+U^VHS-4N-gP4t)gCTbHYb$XeY^nnTv>Hqj>^8+1eJ
zg6O03m=B__uD%OQZ_=G?1mb4h2KrcIi%vu9`&QkH@c@3hI@CXZohRM-ZMq6A0JiJC
zZiTS`U1Te$2kJ78Lo!GgQv@p^IuH8naF^~RRX{>@gBK&DFx{|KxOL&Wn@u6PTgTCP
zLxgT^Lzv#Hd+`r!?$c$^VMC-Yh!%z@9oGxIXx(u7U}3*bQxP@~=w?oUNQ~~wc<>JD
z?w^9cL%MV-cpuhX>;z(*?puFgM|8>A(2Lg%qvOn@x+%vXc}(}WW1`mij)LTAogeLJ
zQ*;S*igQL+KsnJ_-4e=^&*{EW+4a0ml?3$*x(6-*sXCXl0BO3oHBe92ReJ`#i@Fzd
z&oXqipTplJ-TYAKUDmP7fo19fsPcS8*DD9$sxJC8B(LduUx8kht`i-JT-R-&tLi-vZs~HG;MU#Nt)ss^xT6cAbJ}d(h3UA1cXg}6VeFo6XCHw3y73jD@IY5#
z4~#w3og=**-K+|b%+>k7g~%h_@07DY*4>oBd!k!MW9g}`O$PMxbSX02KGXe9gYUUc
za0Ty$t_J;S*h}4dD(1Y>wfX|=wXSYgczB~5MZ2Z9x)&dy@J=U>1@XOZqZNJlpj)*D
z3LkY9wm{^QuH`fk^L6Po$_sRDX<_)RyHXp*3U%A|L$XNMo2p`8bmLBfSF9_h*}Ftn
zxf8Hb-Nc&!Uv({?f%r{VS^)~*bu;Pw+EqVy956TidwNCP^_}LRD<1l>`A}G`f58B(
z(T_ZVAUyTs$-9@n9^a^sdC}
zhZMr*LH%QzQR4JVXnjATj~EOrUf=XKBv0u_jscde*LuU)X}#DBAVpu7p2``0Q7_m$
zt8csr;GDkOcks^Z6@tVGYKR}lL{bdArUEi2Cj5qZYC=I=(KlcfaZtDxE9DPT>swO;S
z>kr(8$X)#t3gVt#c@FOn^m}OTd8k*@t|v!diS`}2`nudJe4{YG%~L0^+<*U95Rjj}1Z*+s?cl`i5=x{ZhsR5pw;ZY9sRvI)^CR}A$PrC^ZgA47a
zR~zP@gu)sFKNFazVcK2jc^lqDKyt02odV)IgL*X7*BkcJA5LsAur%g<40UOh*<`q$
z4Y1iTt35=v7+O(o<8Szj4(7KRM$txkyPPF5pEQX5_;AeuLTz>am8jn$SCF2(AIi
zLx#62;o-2M;x;J68RkU5?GeM$-yw3$@MsxC5)8@oiAka%kTx+%h69w{A2;mGh3ON9
zu(jYN8-~!v;k02WMV(?0KSS?~A^8^&&l>8q1M!?8leT)PhKJOnG{cmtAf_97(-!!W
z;RH>2mkq;crp+|0qH%W3uwfuPWEnQkfZOYaZhyh;4Z~_zU^flZmOw;EiF!emHt-cp4A&cZNGt5#W1+DIC}b!vcE59}P8Wqw>jMr20#~!A^s{
zz%Y?YCZ7$79{|1>2GN;mv7w?1uo6SzK3FL=RHMZ6t0C?Sz&C?A5yrk7p3~&$YW$oF
zw{FHBR7P_*X6ry)Y24il#8t-iRJ>hnd_Z@8jd3Lvb3BcY*Ma9{wA6%xx3PLIzy@RG
zEV%VC`b~twMq_U(S^64>(W&evqnbX^+idLd0_t0g6@NuYTaEXM5TKvYoC*@&8!174)@Dt+l3
zWsIVabfS&(XtLUGtm*|12aMe!5%nQs|KFj0*ywi)yf`D%0RD~`t@O!byfMlO^`piT
z8Q3wS=nc0C#^MmDCmKua&^u#n69k2`Mm1GH&KX|}fTQ!qRWG4%!T4JZ5L1mBnnTiz
zE*kG~kjyaFpt<~#arg~*zib>qp9^LhGbqizVk|6$>8r*GH(~6Wv6mOH
zETd2dR<0X2(NcHA*q64QH;p5xNO{ZHD-zgkW0T=fxMN)S3$Scslm^&cn7qz?eq6tcOOM6R;d(=mdaV0z5WaMsZqTg;H$AS?exDHk9$DmyK!MLFjv#E5Afh->NE#LcheU7rhTR9
z{%aUpWeTFhFAr0$3dGf>NA#!YYfR!G=y{q_?YM(pra4p)_BPGh0+F?*lSvR+XBtSS
zQ0q-mv=8548o3c7KBmw&02@t#^!1ppY0EiCZZfU^6~;E3woqkni)lAi@3xv!s9fY{
z@=u5QcGEE`0tJ{#+`tPot&Rj1Wa8=jv>m29*B}{e(&ob7PE#k^Fou|x9ERR5Q-KX2
z)O6qlB*RSE*C82h%A_@Xw<&ihz#h|(5zvb;6EF%Crr1hfq2q1X%K+djn*euG9Z*aK-c|&4X7>3T4gL
zOtqE+WSQ7dfa|8K?cm{tsSnY87Xh+OeI~-uT~l!}
zB=4DKc7o~qron4Ld|;|Z<&=k}Z{6T1$E47knro``Gpsx^MbHxR*i=ZTG*3)({({I;
z)3i^}%QM|w1(9c_?@IU%9bT$w+KbaaFfMmXDF+Gj~)3pu&pG_{F;1!xGPX({Y)GH3eFQ%f00L7+K
znnOxVuFmLRsj1^}nEq-~Xe#+;YC?tN@1`Gy!h@^1Pds>T=H|5_>2B^w^XE$Q6*{k4
zWgbgk>3f*t%pk5d8z>|5H2-`8R=mvlbOh>c-q`{oYt1VH5yU$40-8!TmK3*mU-S}1aaFunliF`<{<*G`{o>~
z;XW|0NCq+2T=Eqj9+}-^5z=Gx9tj}N+?leqXJ(%~xP5N!NQIZz=6c_u@W$L%hWcCc
zQrb^{Ft2Y0$&cn4H1mBjH>5q@XY;kikSsLE3b;!}W_+B3v1Bd|04OzIp>Mvvnxo$W
zbG3x8hcP!xN2-dsTTannSZ(>b3L23%j}0Rw#kzD2E?tF2|*zGS!Pq=%-@pH2znuw5wyPVvh1yd-iBJ@T!DpI4u$}P
zTL!JuVxtmUq-D4d)T1n!v|vVC=F;Y1zonG+
zz6UIGDb0?t?AngtV=Z5up>WW0iB8}SSxj^?a@g`)0YIGP1bsty#B!Rxe2BLs(%$!|
z#fO2yF-wig;3Zg&QCgU2sZAxzB+CZ6OUEr!eg`;Vc|HIhPFg+)&^u*$O$CNzOX*2~
z(-u=}D5O~2@4@sL%fLoZIBOX|1^siDLMmvSx2UZM>4K%o5{RT)3aB)fX33!)Sh}T8
zJ%Edrr_|dFOFGRqmn<8o-gDVMsI||HOqH8)yuNfGlF>C
za@7MiZ&;4ehoLtujk*E5W$~O2k=vH88en%U7jFQ|w!9q!V|OjSR1m&r`AWC-zGdSK
zxP4%$ZKYm_p+ww!JY$v2jn+o1Q>5}XOs?<~hDQF?EY>VWvc@-Ps3A1w{*
zg80eOos#E#%f1i53M`!~1AMl0ZUMbQ%WQf^MV1z$pzy^qpH{qL%j2!EQeyEw2E9^C
zzrIlTYMJm3;G0GM36kF}#hak#YAuX{q`P(TWk{~HR-Ov=Ro49(h||M5ei;-ztz+AR
z=w%IG1rcxSy5FF_*6NAx+4yzV1p4w}y|um(ybad*bf)2BeN5j=ZM4SF36-yP1|?sc
zti9;9*lfK=Ck|VzIv!xF)h`;x{H(3jQ1G|bro3RAwXr*}?bd7lFdbm^D+DpndVd%|
zko6K}={v0ZSA!R9jik!SPU{T%C^W>H_6@{c)-jZxhg#s(${lV<_{>Gw^|PXyI_q=?+2Jy1>+b__|v`!ub-Zkq-Elg)wOXdMwx8A32-msJO~9a=?3NEu~#Zj&+zCk>y$y
z8d8s}CEcL@*xG6W{5`Sy(+4b1tsQ75oM&xX4U*5S&UASB+}f@dzzeGnW&W?NcWLc^
zWA)eo@YZ_oC>*`B7S@B6_g24Bhrp=tKUt@hLL}d+D+I5=+Px~=ezsca
zd*MQBFnxMiWPL;Xzc1FQ51>$N{f)*;iM0wX8l~2=7XZFm?R04U%^I`;*mr9S%FkSF
zBWc6oW^)q|pu6qnafqz6J?RhLDqBT0fQRkiRhV9FJ3$+OHMUEXhI-n5-wMpj7EB42
zw@slJcCBrcFR*nsBfSXgZACQiZm>OY0_I~=?69)YW~9IO^0gIh1aXt?7R}I`Z6z@<
zw#BAU7PQqCOEoe-TNcgG{x;J_VB2ghmOy>Gt-}sD3a~Z$4ql)wfb#1gn_EM;-C=v^
z4b#E4xx=Bb)8_UY6hdt7)giLW)*%yEsI9I$`WI$9xE924n|Cu{yKP0Z2ijvhCILj)
zD$yIh*XBie&punpP&kUTJyb(I%BCEHhiF^Q4S@Z&4YW=lu$`p>dyH)`&1bQ;$NhmF
zv}veteaMz}5t4^(Bk4pX-gbc!`J=WIZ$Ug}yF-Ty3APYgb`x!rsz4#h_5;Cira#B+V+Tpl@wd^N)S0?YeHM@v$jigcyi7bOy_^+
zZ3hg{yI?yN4TV%2{)bS!RknS5;Wpj&6J^a8ZHEh>kYQWA4kDLq0r^n4V$-yMhe?3H5xN+d!Buu=x)I@3Za67WgZ)UH=p6
zMYcIq$NXaJS_h!mc56EnN^GB70+iZ*3PiYHZK>zM`(`uJe)GF6jEIE
z4B&3>p9!$i{-PpytL!79fqB?-3ZTB)exFWI*Vx}Q2hY0>`V7YZBg4DI85?Kd6onBAAsip}=q5`ZoCxwQS?
zYB$CqKtFpaWN}%1~I99a>R|Rp0J){vF1=~ZZYP-`uoOV4S_MiWO
z-Y)y3FxU*Wuc6r{%eifcV&+bRT_qVqZ#w_WyBo-Emo0
zUA%f*w#-VNz4zV^X~TxLv|&@NOs#BaT9%b&#ZsmqLj`0HMMOk4E|%=AqJk*Ml)X2~
z`#t@2K4*N-xxaPqIp^L7Ivl>-1YxJcJBMM?<*;oAx;qX}(3#n8hxb0kHS{>#q0+L~
zVeUH!`y480r>Wl|OZPAgmu_Cj;aFBmZ}p_%l4I>kz>BjE>_5GF;>U
z1Tj)Rf$kt;({vP5TVXSL}FpRM#1zb4e?vEf5j5jH{jATfM
z;4_NhPu;X=hI=lAF^p2$@rz|N9fK~8p?Mk3;u+r00e6%Uwi3c)jBS|^CNQ4<@7z7(
z$-jV0WX$L>mJ^JPv@e>(P*5&)k`WLIVKU4@}on!b_
z!{j{U)LrN4kKaOsa>gX>j8rgOX|k$hEM5qcD#kBVzgIKj=$_Ru&Q$?k
z%UDf?W*uV@O?j6X$Bu%#%-BKwr7Mhwe*#y}Xr)Q#Dr0L7aMu{MRA^pjOdSSkV0`}u
zEE^fW(v)z6(NEojCdNTpFmE#KHVpR`V|_iiW=1|uNUaPP3rHJd+cd_~&S;^Lbucpj
zhv=P*nppt47~f7ncZcCXgYRazE(YmgR8K?K%izU>^f6?#9ox@nc@54682HmT_^KFs
zdcB7jOR0Z7%-FCD!V!i&63#{$10o2=7(;PzHqJP=6JaM9S(VUDGGb}noMKGV5sPVt
z;C%?)n0-YE3#@(m|1jQV?Wc{4@+NW(g}F+
zV_v5$_5ica9{_*myYmnRFb7(|1u{SV61pJf@LM1UnR}>V6U-dffD2*%lmyFAW;$&n
z9bx9>LKnsiqzemYiYWz;U|x&@7sJ13AiMQf_*Td69CB1m=r>!Q?pe?;pS=GF3mr=LzO-TfikTPrG6eCz(%l0+7tK
z_u$r@VupNz`;x-Upz`W8Gl$lyRHi4jpwgIc(?p%lRJ()AV3s@#Tqd*25k9k+XX!T_
z+05eq!6b*7K|TL7OhqBcS!U!WkPFP`y#dH&PE(bf#}w1%dLffVOY%kLm9-ESF^`x)
zN}12x1Sw;Fm7W+&h$D2
z;RG{(8(dE^13W;cn6`45Ofx5b18#mBO(C$ZF0z)!O7(KM6H5>WHu6sw=Ao)lKH93+)>`3eH1u~y~d
zGSgXMs{zPhUC98K$@=&_NH*(wCoFSVuhJ57hBd?kIm^1A4*i^C&JySdU)=m(NkrDPi&zWAa8}GprXy7)EX%L3EM?WVft0g0wZO81
zb)W)1D_LwcEUQ@6POz+IDLg@HS-W1xkm^|T)P}jlYRm?Anf3FFu)M;0X*tMMR>v7w
zUSn-OgRxv^MY%)Rz{;qBu#t6`GL|ORPzvBTSp{h@xy5>qzQ$(O&pvS0!t$VeqLtOV
z0KzubSNSk$XGy49>R>IV1L>Wt3lG8a4lDgzkZ#t4)EVkw{n827y{z*u1K!6n)2uPT
zdYc9@$SR|w)v
zS=QJJ2CA4TV%dcqxCWdndmrr%xUs`%
zuV*iN;UVbuvGb{Q?9NW0Jw6ZiV{CAqY$hMW^%f$Zd~7*Y^BfC0ck_OEwfa)^D7%7Me|*U!UQ2z%NW!cg{}AmEO$%m0Qj
zjP3I$aN+D%7DE@w?pq2H#m@W@gNSAy=Rp_4)RFT*tHBFF|;eJx^!4kFgig
zGLgW3docjV*?igqJHgHj0!d;obil|?vRl3eNoIfj1-zVM%i94z&3=3yB$XXU9hWqA
z{}4>l+3WuW$zZ>)1U!pf{3dkS?BAY-Fo*qp6u2{NQxSA$*}nORcbv}fXibK(6pA%zL*ZKkgcMTU1XpC2Jwp6e}=+YF|<1gTw*inhFoTQ_F+i%?70hwca^;@
z0o*nAA==@%&aR_xtbx6Syxd?{a}c44&88ido9uP;iQZ!0El0d&_WkF8yUkwlJpiq2
zK@&(D+d>IQJ9~`2_YQXM0K9au2Pw_I!>*+h8r^I&wHJHX_t73oFFVT&-2huhb;lsP
zuoSu>_8vN@G0d*I1)n2q87=yw><}vB$JmZE`H!=AuK<}~htrBT$@YwcZi=n705Hvd
z`aH-C`@>L-WtQ!A54t%vD-wXa?EDc3@39|uL%eymR)#Bb;&}ZEp);rUdEi_)xAOpS
z*iig$%nAq$N7tvC3nt;|K&EEWNPesa^5_P3-jU(TmjshbBf*`A5QL8
zSnlUYsd47Z`Sy2kew<`FhIW7xJ_FbO9I*ke12|!nkOy+=S|JSL1XHW*ASWvjt`BiO
zrWyJ$=br%h4CWZhxMsS30f<$td8L*7v
zL{euVno~mU=orpPYH!4H!bcDxj&qQzvv|&%I{-M!xm5+>F^+|%-vrKc?*V?C^B`sE
ziJTAZ(4F9%T?;@GXVprCJ;{0UB6P_d{E1k6E1WCuVSp(dCpsQFn2zhb0T-bq=Yj-U87RY7D@!mIAuBr
z%Q-nVkV+0`EreB^kCq`qHAip}VQV;p-+|O}yk{W1#987Ga+&iGy+l_yts4-%o^#X<
z@T;7Bnntg4?wtYGz$vGub|WXB8ZS3E3k@JmoLzR1Tby;YQZ{o0bY!K4(~<+r+nl90
zKw3F}wSu&B!f6ud;5e^?Whdve5Lk9`mL7ue4rgfuNDt@u_pt2cys!X1`#8>gnDlde
z)`JXi_EDo}i1SZ1$S@~}x;P`8FN@%8l+#X~#4%3VU2qc|3mur5+o
zHmxf&92Z(b<~Z{&BEnrx=}maK$0_VZgn3TxRd7yRw|f|b3%855sa?5@ZV27D4=x2@
zFL&wlu-wP}-=`3Ia37)R-jkb6MrPelrscyqo`sC;-07G%0Vuh-lap_uV{DfFxU7exM1#S+H(uxJ}Cz-lzVUp!Xw<=
zFM$i=zTyNfoLfyT?kKL6YPD$YBHAvA;Vz4ZNi4UL&a=mHw^QyG&pq}8OpbEbP@nG@
zm%j^^30&_62#<5$p;;=C`-}%HPjJn9z$I~oKSOttyZ0VQGIxywoSoth$-t#@pKt^`
zjoauBVLCU2&SzzCzrF;L$z{KeYsliZzYj0j+@%r-bGTk#fIGvzLIwX>?w_=eaE{yb
z2e|Xxx-~GlzCTsO
zdCOr^#$ERzyp(f;-h{A%TT=%wmE6x6z*TX7r*nDL+{2TISHt~uJuGXv!9tKa?v@r<
zUgDmi9qG&5fqj5q;eJYQay@q)tpQiL4ohHijXOoVN!PiHXtSn)n>7lPM((4{AUC+r
z?*Xm}Pa1%mTz5YV{uVdxApn}WB~uW#aOY_fzs-G*ep1uQz5hJCv~jo1gLHDw(9y3h
zZZ4G=cetWw;j^2&a}R_)+?}+8+ROc!dJuiwvvUykbEjy&9^m>pfE(n>cVU1-+^#|h
zhq;ph0E}>79)fU``!(H=G45xS7LIeD`5k0}yPtXxliaQ}m`rh<>G@4_U1C9IxJoMc
zXSwR1FtRzWXEY+*<;K!_dynhZ3o_4bGy&(tYh8(W&b(9K<1$@%yP_a;<>gZg-;MXt
z2?+P{{HU9~kH@E)#GRK$b$|zN;R<;1EZ~iL
zz)K--(>Sj7B5z4z1|Jyc+5WjPL@e@*d?q
ztH;R3c;oLuIL^zbX>@|uP6tsYdD-iso8pzy*2XmNFCn-Y-iR|yW_dDtiRO4`*>HWA
z_Y9T)_jrM{w9fPDsb%8C-%I7HGyfjt8ZLZkI^eGS9Y?^q@juc6u$MpiAYAX`hkgf3
zcmDIVJK({8j4soYzmrl9Fa9GH0C@BNp{|M#|GOlNY(M{xpFw>2S4HsR$A95t;12LF
z(kvCoe~U8eApZ9y&>iG6o`UN`{O4)!`Y^w1945hh8O>QCeD*6a3FUvV2IL6;DO$k7
z`EULJcm)5!N{~qYjUE7^_)qP?kfQnLY4VTZGd9CAmf!U{yu|U(Jp>ZZpVh$fDE~3a
z){Y?p;0gSNJaEVPCLu^7|E2(5PVlu`z$NpaXaepOzq$qkJk1Z?3@())-UO30{w_J-
z>HIyjh?l_+zXg)XKPZ7Ni$C`n0NMO+sDR7iU)c}t4F5J|d1v_x=!ob!{>wRlpXYx<
z@8AXgC8}(4`FV}-lE+U;2ba&^P7k1fUr*;z3i*i#aYYyTFJ}Q)#P_1^NHPB{n$Jr3
z<74nr%5ORYlQRA-YQ~lGnJtK3!C&$Ubd`KlID}RF??yqY`Aey&sO9^uLA*Nti=(i-
z#2=+i{^8}|uJK*_z+LBm_%K&<
zzhs5$K7PspkbeGgnqmj|rL<%X@T~N=J?Vn_`J(6r~}
zF>sNB&yv7J2~N|J94%;|w>3uKS_omRpy?psae{^PrN#^Xre~WVU}5sCzhDYY#Y{HO;h5xkxPXQhH(F-V2r8_MS^
z1;1YhS0&gl1_aMt1~({pfvSli!M+NR5y6iq;bm0t6itU?g4R*MCk3mcL8b)x
zRtTpBAJEm#2uy(>vx1+;;CfE*q7YYfSFnakntOs$+NGHnl+q;NEDUxA+(l^cfu*Z(
z107^=6E?d8uvZvGdwlzZL(~=X5YEs~RXl}Wva6Uq_4VL?bl_z21
zC-kDN#REbswS@eIuNYtwAWW0OXP{6L0$q^sMM?+`2~W|9ki)`MT495Q{?53}5Mlcn
zkWitOzS|?h-zftO7aFMx9wC&RL!d}usS+egsGEdIw6N<0;IYEf^i9VJKcHzeUic>)
zu8#`q=m6(2VMzr{5`-rzK~4y(To64;xHJSNCxv;T;F5*$^r@W^-dPGRMflV!h<94p
zz8b<*Ve@mB!k2!E!2!5QIg1%zjX
zTWLe>obV8p5xGLk4h%3)C|C?#zHm29T?N9_VE8N)raMA-Q8-K!e2K7w>c3K<&+{N<
z!qrp`)Cq$F5#fqZK*ejlaD*BtSB2hmr1+XpOdZzi!V9#Y(;yt)4z5wiS^?KLghMYO
zY?CmZW}=(Iqo=^#5=LJDX%;@Y7A7si#Bw;hE$pGa$X4N9PsD2%{+Iw~9m0)|fOHD?
z(G1-slx_gIBkWZ{*ex8Q>bg((+J12T!UuoE4H*zFej9-Xg#(m%3<*`Vun!A0L(q)~
zS5nR}D(t4&W?c9H3uHq0B5fy33JVtFhD-^U?Zl9#g(fPwXM~q237!?!FN1DQ_+~Y@
zyTYp_@HsDZjzd@{(f|H|YiH5dwEg5F`j$QmSJ5plI5&}nCjY&nKa*jyPxL4K-riF*
zUJKV=qDEd7m2fAk|CNH1(zwZY{aExi?pX;k|XLG1b0T{LEV_MqII$0&WYUVH^k>f
zp(ha`SM*O2aCxFnQXtG1-HwB^0+A^dx^rB#c@Xy33#WH5vr!b@&BKeVyx?VC
z9uR*sfO!65FKV#`iT%EYvxDNCFY$~HiJksIyu)G^9q$Sj|3!sLhfXY@jtE*8~8
zm?3VWtT|Jx{1&<_aexMwk}dvxIlP<|7kv(LPJEIUxAWo!^u%(-^J8$GC*FM@$VKtC
zEf`>t_yuYZ6^nm;09=XK^}j4ZoJlWqnKxAbzxg2|ToKDCA*dHS^nzR$Pl_RI5YK)9u2KA)4VE{=2WeGn
z68}w`N-bjP6`0%>^M6D1R`Dkfz-OEIVJaiq#X{UGae8}QV}yKel#2=L*iRpkYVv3Kg0EyIQIZ_<6sI-zrt
zbeq9BOL}P`a*$Ur8^elYWwW^mC#E644s~1WLYr0=ghcH?4RFB?0~Lc}S9&
z2;E`HUOHeEDtY=lcsU}epo%t3;z&KYa7i=mb45sgszba;Np={#L`nG0;G!iv9sr4v
zw3#7{l`KkzWt^mC2od5XTMs~ZRPx#b2y|Rhn1u+5l9*-ic|x*+eixD?SwtraPD(a3
zfh0@TH$!+z;!TrWilmAPfYXxvzoAQ&tT_!~n&dA!W1TLkbAm8Kq74TiQ}TuxgUFKb
zD9g*1+{{Gu9Eoi^OwLH2p#}P^WW##k&Pnc434C5s_AGE0B=6E1kSkfX1txit4hmEt
z>7%c>Q1aBv&|Q=i(I#Dyb2X{v@*aXro$$k#F
z9*G;h`n{5|I9ynt#OXY^eo0jsA`D3MRIdz5Lh>OTkv#A=0Hcy`m>A2LHdv
zVFyf{q+1I?oTa;V!Nf&61H}>6d-M;
zIyF$bbpl+F^mqX*4@zIA)F^mX?R^L&M(VK=fLN*QRhYy{gJ`QEURq0IIV$~Q1b}1G0@_zg
zkOn`4Yd#>5nTN?KX&3!CIz_tV3+PTu!{^~TRr;DcglWH&=Q;wFdH}f2F}PU%Hn*^aAOPIYcj%uA=96QR*!KS0pX{6oHDR=*i%7
zl14NFUMjt@1YDW4fC|5IX%PMOpbF_Q^=2xiUDSfAk~-3?SS_6`0H8*Ck7nUo=`rfY
z)JeZx1>q&BfQ<;3rLTVl%PZ1oIs{%X{c;0zSEavGf_zQt6#>9?>2q}$XM^7FYPPDz(P1mU#w
zf)r#%>V6w!R+>g<1m~nqlwaSK{!J70J*h1p+`RM}z4}hFJ5OUQ&a&=j!MVtO_zBO!
zRkl(GpKh{pTCVrX{-(1B`(!1BFmac~krOJ5JHA<5iC}T;N4bsW!44IPwBvV#N?_ie9PA$D`*@Me*
z4LPzUDbSsf4Y+|jD|?Lg5zfi3KM9lbvS;%_F32`g@slgd-v%yEcAegWd|7@5;uXjw
zOu!3eBSjd?McK^nuq=}4XhWu0_7|O?EsF;=*6s)Inh14BwIui?qym3UHH5ryOw}>^|Gt9
zWpGuN_$=VpWDc|Nd0qCx41^7`0yazNz0bB%CzQ}*zCu)HO+Q|qHy
z)=nvEi)@~Dg>K7IUBI=<#HXNZljSFXYnNqTfR_%LjSZ7dndf4RrCav+IglP%vlmQy
zWmc*m`eY$=4gIqFs6ZW%IYa?BD08FNbVybq02!9;`3WW?vX=`m&QY0&R)jIxzjT^#
zTvp=^+=Ofe?M+O|`l!7zB`XwxOv_$)6%l4+wM=-Kl@-yB^qdTTq8*=;O!^PFd$RV0
zh&L}&&|`Fxum21>XZhd0aP1=hs1d|fKJXw++~iSIjO>+fqh9(x`9L86p7NO`0C>sY
zptsyx?kNH1Bd?^nV81+p1ruNSYY#)`C;y@h*Kj~SwFyFhdBj3^36hu5+Hp|+tqR;B
zd0-fZdsuFq10Yy_XA-&)x&Ib$q4J}(FgYUcmcn(Id?QUB;qn!c@EIZhjuOF0`J>d<
zijtrH5*HRNe~5+@BY)&!n8eC+=#z<)56c0Mmxm?;epEiV9KvIA7A2ku@~;{}PRPst
z1WA%VM_cqKPL{Cq`B)*FJ!Fb@F$1z}Y4F
z-50@KmZz#x`rF_{ZW87
z$>V>9?xsAd0=irB0&?9fZ>HvZi#**6@Z0j0w7=3S=g|qpHu*Dj8m(Qv;xM=l`FqP?
z*(o0uWANSb00o3S@|#a!xV`cM+L-Q>`_VCxet9QVAp`PDHjp9tAnj!h%XL&6j>v!S
z2Ygii#4%j$n0)9CbmQ_xBOnuU4fSv*<=-3uHzkjtE1HozuK{3I{?RKSbMhsFh<8`M
zVhx<#lb6xVFfWh&12|{JI(ore6v4FExGFYKMdYT~nE|p_@xo&myoch69$0!RjJrX+
z6faRNVH5EC<-^j(qHiy-RnTbRyraRq+oTz
z@}T08Oprs0eN_J)Ryh9%609J|KOdJ)l&D12AIb(rE$>db~Ka%(Zb2*pAV2qP6Y
zsl5@U7_oyyE54?TEJpF_7%nANkMqHt*jcUtitt)gcY&PQN!
zPVvbc260}omJT3YP^|L8AaWHu{oylD(Qpr8^A+CI6S%0bu7|Ej@r@^N#fnX|hLg+%jUqA#W2se)_`zqL
zVjJZJmlRm(@Xjl~r{3We#f=ttsaK5bh48B4d)g$wrr1Es(sjjOv=h^y`1WmZjf%>(
z(A`ix{WT&qDdH*Jx~ULufa_a|f2v^8tXN0cXp4eHZHn6pWiCjoqKF4vo8tLAIBQq@
z`74ASiWb_z=~R62D@NU=I2jLeM365ryLg2uBs4z7K9p5nKVlxZ)!boJ}Z_P9yrH;w~+%QwrbLL8cX^
z*AQ<;ad;HmtfGy2_j8K6+YsJWyh7{dJ;ht}4$dpy@Pij8<*LQ7bXFeng3v`dFb1Kk
z(n7s8H)TDohI^Gt`g05WlqYEe$X!`XE3=2vPVqdI1M9$fDLWQmEZ)jQY7qG-lWst`
zUwI$Bb-v2nAE5J73Mmykpk%%UpZ?0i0GI?Q%_?w#N(pTk1}U$u0^p#sHxbbfDVN(3
z;jr>RIds9wr|3x45v7ePqA=ycKjAZ68M7275z6s9a2BZya)e2gQojsbv{FPpq!?uZ
z^(tePh5teqr?gWU5wF~H8i9@~-^s-l9aDZm4d?`=|EsV(uIyq!m#CbkPxOS6aRs_0
z<=<2~pH%jL1Cp%VO8NXL8aS=o@d>z8}fj&#clm2v+9a8c=*4N|0BPDNp{(&=aDN|ays0#~ZMkItW!DX+Ri
zSFYS2gv+c@y3$KjsjOWFU6t}QCFIr0vZcV)D9tM&tW_F4VN$28k^pc?nPLZbS*iK2
z+)=*XfGet3eh>n3RXIfGx~?gQqQG5OcGtnOL779hr&0MNwTEvgU-JQJQreFr!cFD*
zrvbR7eEeIO+*Uep0ccfj%Ym>>`TUcx>{PN^G2AZY50voSQ8q1tWw&yA2qrzsvb7js
zukwR`Ana3~*n|Q0E1#gGdqDZ*E8qr|!%Z+5QgUdL8&*zLfs81>%>-anxu3So$CTW0
zaN|lBnm8wv!SrHIDi;-jn^G3u0(@F|TL?0vTqQ!-S!FmSkaNoJ2#~wVXHH^d_mow`
za5k?z_5(O4)#p?@Iji1wfzU-Y^DTs~s;^tXxv4Vg$n9QL&St>(sTK+l&s}x45}b!>
z(+v<$)l+tuc&Rq)a4FuZziHRRM>S8I&-+!YsFd|p)%t+*Q_VSnJD|#?SKnW?n!fh{
zRp95)1*)FbB3_WHluC?)sz)D(&qJyu)NDMgy8Ib*!K&T=LU=?KLiui(>f`lr7Opx@
zxCqq`@dz8KV%!g(QL3X)K^Uug>;?dFs>c%GC0-SL0=fj%>omb1SDmJISfVO24_;2F
zOowr^l2oUuQ+iUx*$P04O7|^%o>paUfG}0%L$!9A>gGE5Ojj-a6Mzhrl@{+zRr4H#
zS*i>4#bvAhc^vQ@)z8%XJ)`>a3wSxJYNDpaIn~2dy_{F|p9Q&~I!hhhTvgg}!1Gjs
zF2M6u>!}M+pz`bnSE#y1iNr+}lcv!k)uzkvQmp!J4qS<9C!M`3RVC8jYc5k&eh;7J
zs*n3XDpWqGDYP1W{8&plyw`o+Bqyl$CRm23KNwr}qgf~@n
zg%I9SB^e=XR?WW#T#L$mFSy$(1I-1kstEc68EvWqbVcnd<8Kgls7}5Pc&BP}JHmFU
z3TgZPj;d}qxNcQ_15A2UP&o$tZ*qs$nYeCsmB6L8eqabYfy!Rg{3}Gpc730GL(9QsFSCYNvAb
zuF6U|?LF1hJcRSAqGk{$wTL#foz)Vmfn3x(j{@$hPNy%d!xb
zrMvq6GZ?jpx{4Y$p6X-2!qQ7U?*^f_x}X3;AGNL@xc%xu5p=%lDjTBvsadpS9Z+9r
z2Ju&mTH!1}9dij>pgQCLNRT>*3ZsK+;~vC2q~1)Y@DHo^P?;30t}4NBL)1x&5Fu23
zp1Ltd)cbQF3{!8R)FE7LrgAPq&3OVQk?Iw+O%|oDr7R&@-L?VFV$|Ay;5t_Aa1ADL
z>V^Su@#^_2;Et-7T!hIn_4_<<3F>8PI6JQX;$e_Pb@#LIazee~X_zFb6DbKkss45!
zgvsji2LL#wuBd{u6!k(X>QAd*q#jGEI^au;EKO~2f-YU%*bOd2o&FsFnd;_O;4DjB
zLVe+E_1dREa?}yqAUvlYp(^XV+K*}6y=o-}j3jv@}Jxndj8*1ry&^4(m
zKZVbm>K58*x}{c9PTQ=0a3yY5i~4p8Om3?)egV8y9i0zhn>z42xNcWJ`4s>i>Y@z*
zbgI9iyVRwALkZV+)Jt!HbgO3qpzBfZ62VKa+U;?e^r?^k0@ANG9))l~{R1_m2JwbK
zIHdlKdg;UJXzE0bs2d-Ea8&)(G~$h^6KK&NSIcP)m{1?0RvoX4UOf
z70judH$!(mp4~8LqEb
z^Fa_uiDs|@<1E$Sn(^gm9(o_7T+?t5L#ojHN|SM=#)D?QD$Vx4U|FpR&x1*g#*b?4
zT1{jZT-Rxg9x%D2dHx{)E^8K10(nI<`80I(8tFJjeO1%X1-Yi#K+pENX31@E4I17-
z;2JgeZ-nIy&HOs(nl!qVaD7vgM<;A)oaQy!
zLc6Pppiq0+J%-7bsz*&Lz>SrK@+AON=i?t)vR4dVjP#ROJ^{38kh4%QL;3~DR(xP9bT@?ml
ztv3D>+@(70hVS9?lD3Ijf%V!(s;94N`@P`vn)WPp{Tj9L@6)@at@Z}jq}{X>@Mi6D
zCIYo+8()L&wsvwegzZ|vL-5j}m46AYQ!7~x(ye`U4!9nz-v$7BwI2<`WI+1|b$SG+OOQ;
zb6z_h1EGs<6Ya~m>K0S$%1u}P6^OfT{(sPU=t>gc#Zwna@4Sz0@HlY$bsOpS`0BP&
z8^&K3@n7z(`~FvOfx5+%w;s}2c7Pn#y|fJ@3)W@40`7=zT8!IsRJSr0!sEI&$`TTF
ztG9ui&}B>@P?GK;%4SaLUZ77cS$7|~KBcP;f-XhZqXIdt%b1;TSW#|Pp1yiO*A@Pe-GSqv#xcaO5z
zJl!@uxP0B370?yvykh__)baiRcTxAq9+(vAE<6LSSeHi$Pl@hAJK~k<0w_N#(-l_(
zUas5r9yX@I&eDAn2w|;ml76;br;GFhxuiSO0o-L>
z(;ReHbR!jrP_KK2rtPb`1w0lrBOFQ9nTxO^iM#VbfMc2=%#M$W$13{tTeGS
z>+ZY&U5jq}dl=wt-GW&NTXp}?`GPjx=EuOb>%NIYpbp*pGzE3)d^-W?(hWTVFL!h`
z)QIfXJ#iVj9v#mcx?bI?O2GSc3#d2KuX~twmIrjN(dN*wZacMoMs#v|4x>6nH-uxl
zzH|u3b=#xhb3*ro2XK?RFW!J|N~fW;X^-9#Y*&FRj^fV-z%yq~75T2xIi`eFhS%|9u~Xar*J+;pM14
zlv2iHdi`nu67(NMBl>au;&fOh>c^=jNzyO-8ak0bz>tdI19Fh&0%txl))F*`A&
zRK4mM2-EZ@s8NuvKS)Q-GWC-WgUiydr+xHneUAnvXY{w|LqDs(6@Uom^u=^S@w`5i
zGU^L@vnO98{lr~hiQ|wS+AldP>Y`X0myBAI`!+?^_g@dJM?2zm3Qig
z(jn~94^xJ8NB?aDNVon1ZBX{;-w(t%d-WAlunfq|I!Np4CpP?8y(h<(w4}G
zK6V!Xqk17N8e{q~YQ>N1Ym)$<(CapVo7B6|M!=N*yZ^z3p$|-F^tnutWbka3v$E|
zMUOblu#`IT;f57jWl>ifgCsN
zzX4pLp?D2&Ck&rcnVW1l_yqu`3{BB6NijS}Y3OM~=z7FUHOw|(WNC(tbT%~I@CMbQ
z83x`akW9lDG_z+J;%I%(HvF>|@p23afdE`E{6yoKQVx7G2A@|a@%l%GXGXX
za1%(I;S+B}Z#VeRxtR{b*RR9N9m9q`2)hlcs}S}WR?@%Rdfw#`!L~HSY
zLGT!S4jP`Oe%6rTb7~$98>+8h5F>^sw!_(|VKbexnlfCIz;fDfcQ43{;a}>2%o>7d
zZk;ncM6u&g%zd;sLK@lH9&
z7304jB2c}ty&L4Jadr@ZYsTdYguQMQQ{~-YETzL~Gty>!nl7x}xG5DT9ma)k
zL)U5SqGhnl_!;e6+%X;?lOE&JFgWWqI-G`OpONp1!S@?;sFgHe%svM)Xk7Cm07J%m
zw0|^WT#yONQDbL6EXRyYT5rdVKh-0`gz=pz_?$FmQZh7UbaMu7#<=b^n9Lf>>6cM+
z#%1)Qox8>u7F^#m9?pc9dE@ad;G9fl-5@TeXD0x6HPt->;%0j91DNbJ-JuD0AAWBJ
zFCL}_YP))xR2GD-I_6_yJqF!=Q}qytuPK1`Mg2^Yv7i
z9W%MmBAj5VJ`dq>(=s~BlW2Nm1-KKYN4Dc?lT0pV;7*#h`h!b0_52NT%JdHVIm6*Ji!F8!Ag&t#>sdzmil$*YO5@V?_t)xxCN>e%Y4y#N(+W@FG?WPI7#`NUR
z5Z0O|QsJ!5bckB`mrQx35MDO@vKl_Gn6@v3WxXlK3%aYO-)YnOnyHl*l-Yhl@B`m-M7rpb@08mmE2@Fo
zOg$YS?WUku06I+VRJL@Q7SS&dx=bw_5a^ESD!ohHrbSf5^q9W4!=%^rH*KBvnYJ@A
zhNX9Sia!Q7X!^4axFOS3fA}0V)zYFrW_p@F^l{UDbpC9@^qVipq-kX%a8sr~
zUx%}4)2ZulJ!49yTzJ;x)d4SaCIgj1cTMXA5Z*IAxCUh2)J+qvlesztUYyNA3J@3b
zD-_SweAWcwW>)TiSZ~hLuiwAEF(VJo8)Y
zLGsNTzlE^Cd{Y2YWL`nZP_en0+Jq(M`zU89H6Ni8vCO>XUpOl_+fE>Qg}I)bRhrX2
zhp@`rL+5R(&C6+lt}#DK`*^ix3B6!-=7Y5CUNWzuJmj)@Idw9wm^1!DpnCJ2K#;5E
zpXj*2HM7(iCfChBP;Jp*UO55RjppekfZs5Gx*E=!%vxy
zyv6+19t`5P+3^>6X*CzniL5sBLdyBt&1omWb(mf0fp?l;ngG{jKCOo9JLVC3e%q7;AZJq0J7KeBJB5@P0iCa9HJ#G)vy3D_c)+5i2jFk{{=W>#@(1NaftDX8
zfjeZWpiJkmWz(k!6l^K|3%C%=%e!C_YS~3wVMi?Q9EM4l<)jtP!Yw~hgb2$sbYLdZ
z^0^6KqAWGpfJa*nya!#3<*{c0h_!r7sb8E$O9^tkC6mg>qn5lqAjd3xI@gt8d7YX-
zCoEMh03=yHt%mTVMW99WWXm5^bDgqu&<;+DrHyja)0W3=5T;r_2?Z|AlDGg7(k)Y^
z5N24`X2Er)Wzh=|W?4Sm3X^OL=VkcJvApC3;TcQYAy}TZ*q9KWvy6)XIB#M0BSM}f
z;|u`#mc2b71(v}ukU~o}UHe7L=Mk_hvOMMpT(RXTYD|<^W?utWYS}_FN|_~!Du!}P
z49zGN7F#RgRazp`;JV843{|bwmY@-Msj<}2YFKMI{vmL6mST6@@=F%QyCC(JPWq~@
zTDH?7e9dx$uIRcY_5uJ6mahh2(r9UMfbfQ81&w@
z5Mlc)OqxpiEl<%N%7EpY9{?D%tfYiz$ns4Qgu|ADN8xP55=xgcYT5V}aAOuFwLZoz
z8XmX_3)_qvGHF@=989JxYiZ+Q+H#f(%^6D`bw_3`g|v4)XL*Qz`Z{lk8UftN`uh{W
zIa`0GY}>`UlnYB&YY+W+%FR0P1B836^ICBGtQJ~Y-L0ovA@s1WqsQTC&7-|KFKfdh
zIPo?zaK2WF9wvU)idb+5tPfLz*5Ase>Ltj!X(Mz8tv1@NK4e`^
zukc~(qx2kttuZP@2(kW836oH33~huTvChok!osZ4G|z`y|IUL+g!MhDnIo;s7C;zf
z{p}Q@M_aXg2xF|ivqkc-wo85nhu^#f{z6kFMT@KR!R%7U=ex`Mj4W!5YM;+0!>yb7Nc
z*5~%Xq|z#+Y^}=r@RzWxwkGz%q{hmm+`HB~IELX~w(_X_zhZ402dTG8-h|~MGy{I_tReFuyu1ka3j{>Ga#c@;co~uW_^1HOvbIQ
zjc_($tyltX(yE{xhbil8)Tx=a`a6T0u`>UK>$}#lixA$k%IL_$yj4Z5Bqv)?5{R>{
zqy~XpYy+@`)pgOvT?V)FN4s-_A0F;p0;`V%Sm1~-!U)^fbi^srHv1vCC|mG3
zxQ@1IX`?vCww{){SX(Fc#N%vi9^l7p57Mct1e?n_m>jpMUILeBtGNx`30nqb{zEp3z!t!x_*SP#O6bf
zqtv#YcAd*?P5y{iZd1nT7jR;GrR=Zliz^upgpPuUJl#8J&t(6_79fAGQ_@TBTPc=
zmJ$Gt*tZSAGR*#jJGe-@^LAK9+4m42+8#)yP>j9wF1*CrchL+TXMgQYka&AuEQWN{
zUc4I4j@f%Rz$C#QZ3B1Q&Z8aTMEm{sLwLfzh7O1)*>LN(B;^_
zqX&1!E`AWV=d9g>j?101yHi{8yggEe;a;%&{svvHJ(F_NJp1}MkbHaW8}L$K|LG}?N#tF$Ll&#KDKqjam<{t@kK
z*VsQLFSYhydPa429~W3&vag|sbJ=Pg*a*!$TK-nL&~4q>bP
zm5U&4_N_($I_+U=z;)R_qgCdP{YV^0x4l-2vGmyM?;u{U{l|2``|K!eVZG&A$w#yEQjsxK`WY
z`!m$~n6)>5igOKmk{pw1?_}JI(DpwFv{^=f=4?Fsv(SV+*$%Jv5tR*03PQUMN|4wNAVEi9s55?
zR{|Dw)%BYhb`Tk1c1FNbE7QtMW?$9RN=;KsEh{sZ$`;K`)7W(Wk$&K=Iy#yIcg^wR5jab7EQ)|hvZE38g|9od{0_?$$4i0Gr8B
zV{m=Papok_&38OI7k~oCAE>!fYT(RR?8U*e+debaZ;u!Y{EK42d+<>!k$KBUJ
zDjfg20B4nsH>vWda&-O`fNIAJRRGjDcF+%&9yo5k3{va(!UMuON8xL5^^PyyfopJl
z@EDiU==d?Ui<%t^S^#fx+;0kDtK$?6_ic`RI%)XG@qid6?T(+Nf^;}0H$vCxc$tm^
zb~&m{AbjGer;hbg$LiOBcRMZ*0q&V&6{XbUXl4&#uj4yEfV^?hvYSFH+xDP*Z_D-ny5GGBdMci
zfUo2$`q7S`#Gh85{t^oXOpZ!UCn8XwBw#kY1W95Gz#Ws!s|GnPsa}rgCnP^^1n#6H
zb0$cr_!X#JrK^HEm%msH!;!BN!2+88RNH9`T`xBf+Nqm2V?zF^-ej<2AQko7f
zT4F+z+gZtLKUl^{4lhCy=Ok&=U_UQeO5^nf35OnPtmK_Tu)HXFF%QBx$w~Ubb-bjQ
z3i1TWDBXff68#nkFH6E{2D&2o#~0jH$>BBNu1OAM0+%QeP`^A$Qg$1K6vz$SGx$uCq*J>+U2<^`GRu%eF9Me-QPa)Jk(B%flU&K#W#Dc~
zE{(u-p2T4_Ozub;XwxiT@(C5CcO}!PVkwe*5rsg-l35EuN+qK-$dyUr-vOXp@-20j
zt0cQkz*S2Y(kN9U;oO3-R>G!VF4Rd}zJ{(|k`M}blcbP_gl35~Rn#q#c1pfY5>Hzc
zk0dL6kXgIrBPu*QBn2`EJ0+1c%siI3QW9N~B-$-|BC+QI*Dd+F2+2Q_7||h)9*JEX
zgwG`=@4&KG(oEz03(4%`FzJ)r+6`wfB|WsSHYoY29=ajPZQ3aumaL@VeoW%v3(Ijy
zSsutMN!Vdr!-V9&Y2aQyZm
zbmMIZy`*>EKs;~hw7npH(r>5{;x8?uC4PW(AzfIIw5J<@V^SmP>>Zb`rgWpEpD%^8
z)6$i-AZMiC-vf!3R?I=3XQfLDk$jBw9Mu}pKD@VvCN1@SIO$EmX(D_u*6s4hzP
zyn--JIzAo3cvK(f@Aim2<-o(4ouk=8FqN~zMF)c(F9y+hlaY0_xwC8SH+zk_9lR7=HWru4J_
z;4DXag1(hp=>Vfq(Tf}=P&CUR6lcw4u
z&?D(Onv&b4zfiNPLn`!uuv0o>3i4R$8jK{mq*nB@KasAW?YyVbYqT2dmNsMo_e^?h
zAGjVVoBC4Er72u+z0&K2(7lkhSOU-|jiWdDrL>>s#(t^m5S$H2SG)z2L20xL$dJ^D
z2C`x4idMi!q+!I3N;7_eZcI8iAKbX~LK>XClICc^O-Ord;Ow>Z%g+Irln#`DOi5Rl
zf;h=~zJZCWY>fc`ZnDKR&AZEXeFuPtY&MO%p0bxTVtUEGe2!eaWshS(d}ME(M4rB~
z8JW=e$^Pa7=P$cQ({+H%_y$al${suf36w3QzG;xmupHbm*$>otJ}z5HcjAOBh&F>y
z%JwM11$Eb5$u$u<=L7cSe?4RT6$`WQ%rY;p&5k+Q^m08Yyse#VVFBaY`;ii}T9lB=?>>EzfoS=(lCiLwx?bdqE%-i4QBSu$-PT$e?MK$s%)pf*LS
zY{pN3-;k~CL4s+rIZTjrS#vB%hAieOEHh;>)Mv<&dC+8y?mc_3r|
ziFmcLvlH;U&
zt3LoCat}JA6ec%ML!ROCsB&DxDS0Ekd=c_l-QXhSI%;)B$@hH(?zH@uzW|7qA72jP
zSviM}jK#>~32;t6=QHTe%U4o0b3x9gYAsei?<)x7sLWoEH|Xy(>?jtuK_5L|MUpDGPx%WYvuAO280#zUDT4T
zl=qlHSS4?xg9X)c_oskAkna#9iCQ_ID)Bn`7j(?LK_1fwlSX+g3noo+9_86AKTGYf
z7P)K#oIRA6ZGp2kc~3qpAIZb%*hafNhl-jGc?4BYo$^BZRvydi+u^!PUULB^PvqBZ
z0qBTXlc$8jq(`pb0^xIc#w09z<$7NT`{bwTt9mK_I}%*K{J{H&Hz*&zjs%C~
z!?fTZmOuIexDj~ZQP~PEL@~?+7pj;=
z+a+NNJDT*v6=M+~5sJI(kXfW+^8uJdDL$bx^o(K)b)upb&Ghn}RhW5$#3+_h+u)oc
zls0)TD5_}>ELIUsU5<;2-0MRgoMIlQhL|bU)J-PjA68L*X9|goV&!t+
zvK42jd7Gp7DFnJ)MG$?PHx!zHv=Ylip8{na7VG?7)ZY22U<`SD17e&a96=3
zT@g5tV#U3GAuLg3(AZk4_`n0v%M{b;Gb~rEUjbo-qJ>(4RSF+NaMg<6ox#;8CTPUG
zuVAc)r{XEqpN|zOZqRip;%N+dqL>$fKu;BK)92f*;J*RDGlhx?u18@<
zErnji$Yos03q`sW0`(~#&;stIB6&MVzhYw#Oa>KmsTVY)D3XF3R#PTd3_CpbQn@Y6F#X=_Us$ZTA3h
zOgXI2&nus?z!r0wpQ8Wv
z5GJ>jPQB3GR(8@hV4f03T=04;yXosFP{vT*TBtm@0o+|>H=T7TQl6v1s#v*
zZ_ry%ulzO~UK*6k--bz}a=I3zMVUgwcB^s~t)L$&g_cPEk#cbbxOSz2b`Cm}l``+4x$qnt-4P@XH*)K>0Q@@XyeLb?1P
zlITgN!O)QIB&>*+OgIapjg}08A){
z*bu%}K2AjvlgctnkSS$09Y=Cfz1afdqAGg{XRfM8G&H-ZE`)=)tL!E4;-OkdeK1ee
zGTKM*RdrB*$xkJ41F(p)#12jr&OIw!9}P%Y0`*P$;ow;%DEimv}(prFgc?N)q+H;?9M}Y
zR^{;lNQ}ylioJ8Hil33hdDW4bh;Tubqk}G1C8r|+7gfK~`x&QFzXi*9)uB(3OM>cc
zIfR!~Z)bvBR();`;T6@?_W)c~b-fKQ*Hn9G!JnwgrOnbLRjNA@Ojcc=1Iz0w(PreC
zqS`?pdaA0977jO5J1St3rb?EAOILLqf-XZ<5rhcYs{c;GXO8N>mvEM=>gIvFsai^B
zIc}*6sl|O;6-HxSp6Ul`mEBQAQ`aG1H69OApi(UdDO9oPM&4Cj69Z7BT6r3-i&Z;$
z;O?p1Zva=Ky7nKqQq|Y9pes|IEk&SmRpJM@unN^Sf50nMjg`<P9<~zppZ&Es+PRmrih2t9o}ooYkqUZ6K^y+0qEzpmL_ZTa!vob8)lEf}T-}Du~W`
zw5kr(LHAJQv;(>}74sChM=A!*B<-qyufSQC>NK_RpQsu?M=noQ&vruCtx|sr@=P^5
z6V7^6%V`nwTs6o6u2;1w0OW;gE%j;pRJGK)dZ|*;Sl6#=qLtKus)SnOgQ}|~AVaDs
zDjh~uX@f8sQ~i7sxs0pMQ`6~{>b?+ULiJM(bgxy93J_>g)l6%PDOCa8Gbi<-79{Ab
zUP;GiT+|C&!MUopABE0M9Y-50?&`AlaI-wrB~$`