BreizhHardware/TP-STM32-CIPA3
1
0
Fork 0
mirror of https://github.com/BreizhHardware/TP-STM32-CIPA3.git synced 2026-03-18 21:30:39 +01:00
Code Issues Packages Projects Releases Wiki Activity
Files
main
TP-STM32-CIPA3/TP3_PWM_MOTOR/Debug/TP3_PWM_GENERATOR.list
Félix MARQUET 1e7ed34063 TP3 Exo 3 (commande d’un servomoteur)
2025-06-24 16:29:42 +02:00

8292 lines
305 KiB
Plaintext
Raw Permalink Blame History

TP3_PWM_GENERATOR.elf: file format elf32-littlearm
Sections:
Idx Name Size VMA LMA File off Algn
0 .isr_vector 0000013c 08000000 08000000 00001000 2**0
CONTENTS, ALLOC, LOAD, READONLY, DATA
1 .text 00002e30 0800013c 0800013c 0000113c 2**2
CONTENTS, ALLOC, LOAD, READONLY, CODE
2 .rodata 0000001c 08002f6c 08002f6c 00003f6c 2**2
CONTENTS, ALLOC, LOAD, READONLY, DATA
3 .ARM.extab 00000000 08002f88 08002f88 0000400c 2**0
CONTENTS, READONLY
4 .ARM 00000008 08002f88 08002f88 00003f88 2**2
CONTENTS, ALLOC, LOAD, READONLY, DATA
5 .preinit_array 00000000 08002f90 08002f90 0000400c 2**0
CONTENTS, ALLOC, LOAD, DATA
6 .init_array 00000004 08002f90 08002f90 00003f90 2**2
CONTENTS, ALLOC, LOAD, READONLY, DATA
7 .fini_array 00000004 08002f94 08002f94 00003f94 2**2
CONTENTS, ALLOC, LOAD, READONLY, DATA
8 .data 0000000c 20000000 08002f98 00004000 2**2
CONTENTS, ALLOC, LOAD, DATA
9 .bss 000000f8 2000000c 08002fa4 0000400c 2**2
ALLOC
10 ._user_heap_stack 00000604 20000104 08002fa4 00004104 2**0
ALLOC
11 .ARM.attributes 00000029 00000000 00000000 0000400c 2**0
CONTENTS, READONLY
12 .debug_info 000097ec 00000000 00000000 00004035 2**0
CONTENTS, READONLY, DEBUGGING, OCTETS
13 .debug_abbrev 000019a3 00000000 00000000 0000d821 2**0
CONTENTS, READONLY, DEBUGGING, OCTETS
14 .debug_aranges 00000a90 00000000 00000000 0000f1c8 2**3
CONTENTS, READONLY, DEBUGGING, OCTETS
15 .debug_rnglists 00000803 00000000 00000000 0000fc58 2**0
CONTENTS, READONLY, DEBUGGING, OCTETS
16 .debug_macro 000155f9 00000000 00000000 0001045b 2**0
CONTENTS, READONLY, DEBUGGING, OCTETS
17 .debug_line 0000aa50 00000000 00000000 00025a54 2**0
CONTENTS, READONLY, DEBUGGING, OCTETS
18 .debug_str 00088675 00000000 00000000 000304a4 2**0
CONTENTS, READONLY, DEBUGGING, OCTETS
19 .comment 00000043 00000000 00000000 000b8b19 2**0
CONTENTS, READONLY
20 .debug_frame 00002ba0 00000000 00000000 000b8b5c 2**2
CONTENTS, READONLY, DEBUGGING, OCTETS
21 .debug_line_str 00000070 00000000 00000000 000bb6fc 2**0
CONTENTS, READONLY, DEBUGGING, OCTETS
Disassembly of section .text:
0800013c <__do_global_dtors_aux>:
800013c: b510 push {r4, lr}
800013e: 4c05 ldr r4, [pc, #20] @ (8000154 <__do_global_dtors_aux+0x18>)
8000140: 7823 ldrb r3, [r4, #0]
8000142: b933 cbnz r3, 8000152 <__do_global_dtors_aux+0x16>
8000144: 4b04 ldr r3, [pc, #16] @ (8000158 <__do_global_dtors_aux+0x1c>)
8000146: b113 cbz r3, 800014e <__do_global_dtors_aux+0x12>
8000148: 4804 ldr r0, [pc, #16] @ (800015c <__do_global_dtors_aux+0x20>)
800014a: f3af 8000 nop.w
800014e: 2301 movs r3, #1
8000150: 7023 strb r3, [r4, #0]
8000152: bd10 pop {r4, pc}
8000154: 2000000c .word 0x2000000c
8000158: 00000000 .word 0x00000000
800015c: 08002f54 .word 0x08002f54
08000160 <frame_dummy>:
8000160: b508 push {r3, lr}
8000162: 4b03 ldr r3, [pc, #12] @ (8000170 <frame_dummy+0x10>)
8000164: b11b cbz r3, 800016e <frame_dummy+0xe>
8000166: 4903 ldr r1, [pc, #12] @ (8000174 <frame_dummy+0x14>)
8000168: 4803 ldr r0, [pc, #12] @ (8000178 <frame_dummy+0x18>)
800016a: f3af 8000 nop.w
800016e: bd08 pop {r3, pc}
8000170: 00000000 .word 0x00000000
8000174: 20000010 .word 0x20000010
8000178: 08002f54 .word 0x08002f54
0800017c <__aeabi_uldivmod>:
800017c: b953 cbnz r3, 8000194 <__aeabi_uldivmod+0x18>
800017e: b94a cbnz r2, 8000194 <__aeabi_uldivmod+0x18>
8000180: 2900 cmp r1, #0
8000182: bf08 it eq
8000184: 2800 cmpeq r0, #0
8000186: bf1c itt ne
8000188: f04f 31ff movne.w r1, #4294967295 @ 0xffffffff
800018c: f04f 30ff movne.w r0, #4294967295 @ 0xffffffff
8000190: f000 b98c b.w 80004ac <__aeabi_idiv0>
8000194: f1ad 0c08 sub.w ip, sp, #8
8000198: e96d ce04 strd ip, lr, [sp, #-16]!
800019c: f000 f806 bl 80001ac <__udivmoddi4>
80001a0: f8dd e004 ldr.w lr, [sp, #4]
80001a4: e9dd 2302 ldrd r2, r3, [sp, #8]
80001a8: b004 add sp, #16
80001aa: 4770 bx lr
080001ac <__udivmoddi4>:
80001ac: e92d 47f0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
80001b0: 9d08 ldr r5, [sp, #32]
80001b2: 468e mov lr, r1
80001b4: 4604 mov r4, r0
80001b6: 4688 mov r8, r1
80001b8: 2b00 cmp r3, #0
80001ba: d14a bne.n 8000252 <__udivmoddi4+0xa6>
80001bc: 428a cmp r2, r1
80001be: 4617 mov r7, r2
80001c0: d962 bls.n 8000288 <__udivmoddi4+0xdc>
80001c2: fab2 f682 clz r6, r2
80001c6: b14e cbz r6, 80001dc <__udivmoddi4+0x30>
80001c8: f1c6 0320 rsb r3, r6, #32
80001cc: fa01 f806 lsl.w r8, r1, r6
80001d0: fa20 f303 lsr.w r3, r0, r3
80001d4: 40b7 lsls r7, r6
80001d6: ea43 0808 orr.w r8, r3, r8
80001da: 40b4 lsls r4, r6
80001dc: ea4f 4e17 mov.w lr, r7, lsr #16
80001e0: fbb8 f1fe udiv r1, r8, lr
80001e4: fa1f fc87 uxth.w ip, r7
80001e8: fb0e 8811 mls r8, lr, r1, r8
80001ec: fb01 f20c mul.w r2, r1, ip
80001f0: 0c23 lsrs r3, r4, #16
80001f2: ea43 4308 orr.w r3, r3, r8, lsl #16
80001f6: 429a cmp r2, r3
80001f8: d909 bls.n 800020e <__udivmoddi4+0x62>
80001fa: 18fb adds r3, r7, r3
80001fc: f101 30ff add.w r0, r1, #4294967295 @ 0xffffffff
8000200: f080 80eb bcs.w 80003da <__udivmoddi4+0x22e>
8000204: 429a cmp r2, r3
8000206: f240 80e8 bls.w 80003da <__udivmoddi4+0x22e>
800020a: 3902 subs r1, #2
800020c: 443b add r3, r7
800020e: 1a9a subs r2, r3, r2
8000210: fbb2 f0fe udiv r0, r2, lr
8000214: fb0e 2210 mls r2, lr, r0, r2
8000218: fb00 fc0c mul.w ip, r0, ip
800021c: b2a3 uxth r3, r4
800021e: ea43 4302 orr.w r3, r3, r2, lsl #16
8000222: 459c cmp ip, r3
8000224: d909 bls.n 800023a <__udivmoddi4+0x8e>
8000226: 18fb adds r3, r7, r3
8000228: f100 32ff add.w r2, r0, #4294967295 @ 0xffffffff
800022c: f080 80d7 bcs.w 80003de <__udivmoddi4+0x232>
8000230: 459c cmp ip, r3
8000232: f240 80d4 bls.w 80003de <__udivmoddi4+0x232>
8000236: 443b add r3, r7
8000238: 3802 subs r0, #2
800023a: ea40 4001 orr.w r0, r0, r1, lsl #16
800023e: 2100 movs r1, #0
8000240: eba3 030c sub.w r3, r3, ip
8000244: b11d cbz r5, 800024e <__udivmoddi4+0xa2>
8000246: 2200 movs r2, #0
8000248: 40f3 lsrs r3, r6
800024a: e9c5 3200 strd r3, r2, [r5]
800024e: e8bd 87f0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
8000252: 428b cmp r3, r1
8000254: d905 bls.n 8000262 <__udivmoddi4+0xb6>
8000256: b10d cbz r5, 800025c <__udivmoddi4+0xb0>
8000258: e9c5 0100 strd r0, r1, [r5]
800025c: 2100 movs r1, #0
800025e: 4608 mov r0, r1
8000260: e7f5 b.n 800024e <__udivmoddi4+0xa2>
8000262: fab3 f183 clz r1, r3
8000266: 2900 cmp r1, #0
8000268: d146 bne.n 80002f8 <__udivmoddi4+0x14c>
800026a: 4573 cmp r3, lr
800026c: d302 bcc.n 8000274 <__udivmoddi4+0xc8>
800026e: 4282 cmp r2, r0
8000270: f200 8108 bhi.w 8000484 <__udivmoddi4+0x2d8>
8000274: 1a84 subs r4, r0, r2
8000276: eb6e 0203 sbc.w r2, lr, r3
800027a: 2001 movs r0, #1
800027c: 4690 mov r8, r2
800027e: 2d00 cmp r5, #0
8000280: d0e5 beq.n 800024e <__udivmoddi4+0xa2>
8000282: e9c5 4800 strd r4, r8, [r5]
8000286: e7e2 b.n 800024e <__udivmoddi4+0xa2>
8000288: 2a00 cmp r2, #0
800028a: f000 8091 beq.w 80003b0 <__udivmoddi4+0x204>
800028e: fab2 f682 clz r6, r2
8000292: 2e00 cmp r6, #0
8000294: f040 80a5 bne.w 80003e2 <__udivmoddi4+0x236>
8000298: 1a8a subs r2, r1, r2
800029a: 2101 movs r1, #1
800029c: 0c03 lsrs r3, r0, #16
800029e: ea4f 4e17 mov.w lr, r7, lsr #16
80002a2: b280 uxth r0, r0
80002a4: b2bc uxth r4, r7
80002a6: fbb2 fcfe udiv ip, r2, lr
80002aa: fb0e 221c mls r2, lr, ip, r2
80002ae: ea43 4302 orr.w r3, r3, r2, lsl #16
80002b2: fb04 f20c mul.w r2, r4, ip
80002b6: 429a cmp r2, r3
80002b8: d907 bls.n 80002ca <__udivmoddi4+0x11e>
80002ba: 18fb adds r3, r7, r3
80002bc: f10c 38ff add.w r8, ip, #4294967295 @ 0xffffffff
80002c0: d202 bcs.n 80002c8 <__udivmoddi4+0x11c>
80002c2: 429a cmp r2, r3
80002c4: f200 80e3 bhi.w 800048e <__udivmoddi4+0x2e2>
80002c8: 46c4 mov ip, r8
80002ca: 1a9b subs r3, r3, r2
80002cc: fbb3 f2fe udiv r2, r3, lr
80002d0: fb0e 3312 mls r3, lr, r2, r3
80002d4: fb02 f404 mul.w r4, r2, r4
80002d8: ea40 4303 orr.w r3, r0, r3, lsl #16
80002dc: 429c cmp r4, r3
80002de: d907 bls.n 80002f0 <__udivmoddi4+0x144>
80002e0: 18fb adds r3, r7, r3
80002e2: f102 30ff add.w r0, r2, #4294967295 @ 0xffffffff
80002e6: d202 bcs.n 80002ee <__udivmoddi4+0x142>
80002e8: 429c cmp r4, r3
80002ea: f200 80cd bhi.w 8000488 <__udivmoddi4+0x2dc>
80002ee: 4602 mov r2, r0
80002f0: 1b1b subs r3, r3, r4
80002f2: ea42 400c orr.w r0, r2, ip, lsl #16
80002f6: e7a5 b.n 8000244 <__udivmoddi4+0x98>
80002f8: f1c1 0620 rsb r6, r1, #32
80002fc: 408b lsls r3, r1
80002fe: fa22 f706 lsr.w r7, r2, r6
8000302: 431f orrs r7, r3
8000304: fa2e fa06 lsr.w sl, lr, r6
8000308: ea4f 4917 mov.w r9, r7, lsr #16
800030c: fbba f8f9 udiv r8, sl, r9
8000310: fa0e fe01 lsl.w lr, lr, r1
8000314: fa20 f306 lsr.w r3, r0, r6
8000318: fb09 aa18 mls sl, r9, r8, sl
800031c: fa1f fc87 uxth.w ip, r7
8000320: ea43 030e orr.w r3, r3, lr
8000324: fa00 fe01 lsl.w lr, r0, r1
8000328: fb08 f00c mul.w r0, r8, ip
800032c: 0c1c lsrs r4, r3, #16
800032e: ea44 440a orr.w r4, r4, sl, lsl #16
8000332: 42a0 cmp r0, r4
8000334: fa02 f201 lsl.w r2, r2, r1
8000338: d90a bls.n 8000350 <__udivmoddi4+0x1a4>
800033a: 193c adds r4, r7, r4
800033c: f108 3aff add.w sl, r8, #4294967295 @ 0xffffffff
8000340: f080 809e bcs.w 8000480 <__udivmoddi4+0x2d4>
8000344: 42a0 cmp r0, r4
8000346: f240 809b bls.w 8000480 <__udivmoddi4+0x2d4>
800034a: f1a8 0802 sub.w r8, r8, #2
800034e: 443c add r4, r7
8000350: 1a24 subs r4, r4, r0
8000352: b298 uxth r0, r3
8000354: fbb4 f3f9 udiv r3, r4, r9
8000358: fb09 4413 mls r4, r9, r3, r4
800035c: fb03 fc0c mul.w ip, r3, ip
8000360: ea40 4404 orr.w r4, r0, r4, lsl #16
8000364: 45a4 cmp ip, r4
8000366: d909 bls.n 800037c <__udivmoddi4+0x1d0>
8000368: 193c adds r4, r7, r4
800036a: f103 30ff add.w r0, r3, #4294967295 @ 0xffffffff
800036e: f080 8085 bcs.w 800047c <__udivmoddi4+0x2d0>
8000372: 45a4 cmp ip, r4
8000374: f240 8082 bls.w 800047c <__udivmoddi4+0x2d0>
8000378: 3b02 subs r3, #2
800037a: 443c add r4, r7
800037c: ea43 4008 orr.w r0, r3, r8, lsl #16
8000380: eba4 040c sub.w r4, r4, ip
8000384: fba0 8c02 umull r8, ip, r0, r2
8000388: 4564 cmp r4, ip
800038a: 4643 mov r3, r8
800038c: 46e1 mov r9, ip
800038e: d364 bcc.n 800045a <__udivmoddi4+0x2ae>
8000390: d061 beq.n 8000456 <__udivmoddi4+0x2aa>
8000392: b15d cbz r5, 80003ac <__udivmoddi4+0x200>
8000394: ebbe 0203 subs.w r2, lr, r3
8000398: eb64 0409 sbc.w r4, r4, r9
800039c: fa04 f606 lsl.w r6, r4, r6
80003a0: fa22 f301 lsr.w r3, r2, r1
80003a4: 431e orrs r6, r3
80003a6: 40cc lsrs r4, r1
80003a8: e9c5 6400 strd r6, r4, [r5]
80003ac: 2100 movs r1, #0
80003ae: e74e b.n 800024e <__udivmoddi4+0xa2>
80003b0: fbb1 fcf2 udiv ip, r1, r2
80003b4: 0c01 lsrs r1, r0, #16
80003b6: ea41 410e orr.w r1, r1, lr, lsl #16
80003ba: b280 uxth r0, r0
80003bc: ea40 4201 orr.w r2, r0, r1, lsl #16
80003c0: 463b mov r3, r7
80003c2: fbb1 f1f7 udiv r1, r1, r7
80003c6: 4638 mov r0, r7
80003c8: 463c mov r4, r7
80003ca: 46b8 mov r8, r7
80003cc: 46be mov lr, r7
80003ce: 2620 movs r6, #32
80003d0: eba2 0208 sub.w r2, r2, r8
80003d4: ea41 410c orr.w r1, r1, ip, lsl #16
80003d8: e765 b.n 80002a6 <__udivmoddi4+0xfa>
80003da: 4601 mov r1, r0
80003dc: e717 b.n 800020e <__udivmoddi4+0x62>
80003de: 4610 mov r0, r2
80003e0: e72b b.n 800023a <__udivmoddi4+0x8e>
80003e2: f1c6 0120 rsb r1, r6, #32
80003e6: fa2e fc01 lsr.w ip, lr, r1
80003ea: 40b7 lsls r7, r6
80003ec: fa0e fe06 lsl.w lr, lr, r6
80003f0: fa20 f101 lsr.w r1, r0, r1
80003f4: ea41 010e orr.w r1, r1, lr
80003f8: ea4f 4e17 mov.w lr, r7, lsr #16
80003fc: fbbc f8fe udiv r8, ip, lr
8000400: b2bc uxth r4, r7
8000402: fb0e cc18 mls ip, lr, r8, ip
8000406: fb08 f904 mul.w r9, r8, r4
800040a: 0c0a lsrs r2, r1, #16
800040c: ea42 420c orr.w r2, r2, ip, lsl #16
8000410: 40b0 lsls r0, r6
8000412: 4591 cmp r9, r2
8000414: ea4f 4310 mov.w r3, r0, lsr #16
8000418: b280 uxth r0, r0
800041a: d93e bls.n 800049a <__udivmoddi4+0x2ee>
800041c: 18ba adds r2, r7, r2
800041e: f108 3cff add.w ip, r8, #4294967295 @ 0xffffffff
8000422: d201 bcs.n 8000428 <__udivmoddi4+0x27c>
8000424: 4591 cmp r9, r2
8000426: d81f bhi.n 8000468 <__udivmoddi4+0x2bc>
8000428: eba2 0209 sub.w r2, r2, r9
800042c: fbb2 f9fe udiv r9, r2, lr
8000430: fb09 f804 mul.w r8, r9, r4
8000434: fb0e 2a19 mls sl, lr, r9, r2
8000438: b28a uxth r2, r1
800043a: ea42 420a orr.w r2, r2, sl, lsl #16
800043e: 4542 cmp r2, r8
8000440: d229 bcs.n 8000496 <__udivmoddi4+0x2ea>
8000442: 18ba adds r2, r7, r2
8000444: f109 31ff add.w r1, r9, #4294967295 @ 0xffffffff
8000448: d2c2 bcs.n 80003d0 <__udivmoddi4+0x224>
800044a: 4542 cmp r2, r8
800044c: d2c0 bcs.n 80003d0 <__udivmoddi4+0x224>
800044e: f1a9 0102 sub.w r1, r9, #2
8000452: 443a add r2, r7
8000454: e7bc b.n 80003d0 <__udivmoddi4+0x224>
8000456: 45c6 cmp lr, r8
8000458: d29b bcs.n 8000392 <__udivmoddi4+0x1e6>
800045a: ebb8 0302 subs.w r3, r8, r2
800045e: eb6c 0c07 sbc.w ip, ip, r7
8000462: 3801 subs r0, #1
8000464: 46e1 mov r9, ip
8000466: e794 b.n 8000392 <__udivmoddi4+0x1e6>
8000468: eba7 0909 sub.w r9, r7, r9
800046c: 444a add r2, r9
800046e: fbb2 f9fe udiv r9, r2, lr
8000472: f1a8 0c02 sub.w ip, r8, #2
8000476: fb09 f804 mul.w r8, r9, r4
800047a: e7db b.n 8000434 <__udivmoddi4+0x288>
800047c: 4603 mov r3, r0
800047e: e77d b.n 800037c <__udivmoddi4+0x1d0>
8000480: 46d0 mov r8, sl
8000482: e765 b.n 8000350 <__udivmoddi4+0x1a4>
8000484: 4608 mov r0, r1
8000486: e6fa b.n 800027e <__udivmoddi4+0xd2>
8000488: 443b add r3, r7
800048a: 3a02 subs r2, #2
800048c: e730 b.n 80002f0 <__udivmoddi4+0x144>
800048e: f1ac 0c02 sub.w ip, ip, #2
8000492: 443b add r3, r7
8000494: e719 b.n 80002ca <__udivmoddi4+0x11e>
8000496: 4649 mov r1, r9
8000498: e79a b.n 80003d0 <__udivmoddi4+0x224>
800049a: eba2 0209 sub.w r2, r2, r9
800049e: fbb2 f9fe udiv r9, r2, lr
80004a2: 46c4 mov ip, r8
80004a4: fb09 f804 mul.w r8, r9, r4
80004a8: e7c4 b.n 8000434 <__udivmoddi4+0x288>
80004aa: bf00 nop
080004ac <__aeabi_idiv0>:
80004ac: 4770 bx lr
80004ae: bf00 nop
080004b0 <main>:
/**
* @brief The application entry point.
* @retval int
*/
int main(void)
{
80004b0: b580 push {r7, lr}
80004b2: af00 add r7, sp, #0
/* USER CODE END 1 */
/* MCU Configuration--------------------------------------------------------*/
/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
HAL_Init();
80004b4: f000 fb8c bl 8000bd0 <HAL_Init>
/* USER CODE BEGIN Init */
/* USER CODE END Init */
/* Configure the system clock */
SystemClock_Config();
80004b8: f000 f814 bl 80004e4 <SystemClock_Config>
/* USER CODE BEGIN SysInit */
/* USER CODE END SysInit */
/* Initialize all configured peripherals */
MX_GPIO_Init();
80004bc: f000 f94e bl 800075c <MX_GPIO_Init>
MX_SPI1_Init();
80004c0: f000 f856 bl 8000570 <MX_SPI1_Init>
MX_TIM2_Init();
80004c4: f000 f88a bl 80005dc <MX_TIM2_Init>
MX_TIM3_Init();
80004c8: f000 f8d6 bl 8000678 <MX_TIM3_Init>
/* USER CODE BEGIN 2 */
MAX7219_Init();
80004cc: f000 fb03 bl 8000ad6 <MAX7219_Init>
HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
80004d0: 2100 movs r1, #0
80004d2: 4803 ldr r0, [pc, #12] @ (80004e0 <main+0x30>)
80004d4: f001 ff76 bl 80023c4 <HAL_TIM_PWM_Start>
/* USER CODE END 2 */
/* Infinite loop */
/* USER CODE BEGIN WHILE */
MAX7219_Clear();
80004d8: f000 fb34 bl 8000b44 <MAX7219_Clear>
while (1)
80004dc: bf00 nop
80004de: e7fd b.n 80004dc <main+0x2c>
80004e0: 200000c0 .word 0x200000c0
080004e4 <SystemClock_Config>:
/**
* @brief System Clock Configuration
* @retval None
*/
void SystemClock_Config(void)
{
80004e4: b580 push {r7, lr}
80004e6: b092 sub sp, #72 @ 0x48
80004e8: af00 add r7, sp, #0
RCC_OscInitTypeDef RCC_OscInitStruct = {0};
80004ea: f107 0314 add.w r3, r7, #20
80004ee: 2234 movs r2, #52 @ 0x34
80004f0: 2100 movs r1, #0
80004f2: 4618 mov r0, r3
80004f4: f002 fd02 bl 8002efc <memset>
RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
80004f8: 463b mov r3, r7
80004fa: 2200 movs r2, #0
80004fc: 601a str r2, [r3, #0]
80004fe: 605a str r2, [r3, #4]
8000500: 609a str r2, [r3, #8]
8000502: 60da str r2, [r3, #12]
8000504: 611a str r2, [r3, #16]
/** Configure the main internal regulator output voltage
*/
__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
8000506: 4b19 ldr r3, [pc, #100] @ (800056c <SystemClock_Config+0x88>)
8000508: 681b ldr r3, [r3, #0]
800050a: f423 53c0 bic.w r3, r3, #6144 @ 0x1800
800050e: 4a17 ldr r2, [pc, #92] @ (800056c <SystemClock_Config+0x88>)
8000510: f443 6300 orr.w r3, r3, #2048 @ 0x800
8000514: 6013 str r3, [r2, #0]
/** Initializes the RCC Oscillators according to the specified parameters
* in the RCC_OscInitTypeDef structure.
*/
RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
8000516: 2302 movs r3, #2
8000518: 617b str r3, [r7, #20]
RCC_OscInitStruct.HSIState = RCC_HSI_ON;
800051a: 2301 movs r3, #1
800051c: 623b str r3, [r7, #32]
RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
800051e: 2310 movs r3, #16
8000520: 627b str r3, [r7, #36] @ 0x24
RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
8000522: 2300 movs r3, #0
8000524: 63bb str r3, [r7, #56] @ 0x38
if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
8000526: f107 0314 add.w r3, r7, #20
800052a: 4618 mov r0, r3
800052c: f000 fe96 bl 800125c <HAL_RCC_OscConfig>
8000530: 4603 mov r3, r0
8000532: 2b00 cmp r3, #0
8000534: d001 beq.n 800053a <SystemClock_Config+0x56>
{
Error_Handler();
8000536: f000 f967 bl 8000808 <Error_Handler>
}
/** Initializes the CPU, AHB and APB buses clocks
*/
RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
800053a: 230f movs r3, #15
800053c: 603b str r3, [r7, #0]
|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
800053e: 2301 movs r3, #1
8000540: 607b str r3, [r7, #4]
RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
8000542: 2300 movs r3, #0
8000544: 60bb str r3, [r7, #8]
RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
8000546: 2300 movs r3, #0
8000548: 60fb str r3, [r7, #12]
RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
800054a: 2300 movs r3, #0
800054c: 613b str r3, [r7, #16]
if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
800054e: 463b mov r3, r7
8000550: 2100 movs r1, #0
8000552: 4618 mov r0, r3
8000554: f001 f9b2 bl 80018bc <HAL_RCC_ClockConfig>
8000558: 4603 mov r3, r0
800055a: 2b00 cmp r3, #0
800055c: d001 beq.n 8000562 <SystemClock_Config+0x7e>
{
Error_Handler();
800055e: f000 f953 bl 8000808 <Error_Handler>
}
}
8000562: bf00 nop
8000564: 3748 adds r7, #72 @ 0x48
8000566: 46bd mov sp, r7
8000568: bd80 pop {r7, pc}
800056a: bf00 nop
800056c: 40007000 .word 0x40007000
08000570 <MX_SPI1_Init>:
* @brief SPI1 Initialization Function
* @param None
* @retval None
*/
static void MX_SPI1_Init(void)
{
8000570: b580 push {r7, lr}
8000572: af00 add r7, sp, #0
/* USER CODE BEGIN SPI1_Init 1 */
/* USER CODE END SPI1_Init 1 */
/* SPI1 parameter configuration*/
hspi1.Instance = SPI1;
8000574: 4b17 ldr r3, [pc, #92] @ (80005d4 <MX_SPI1_Init+0x64>)
8000576: 4a18 ldr r2, [pc, #96] @ (80005d8 <MX_SPI1_Init+0x68>)
8000578: 601a str r2, [r3, #0]
hspi1.Init.Mode = SPI_MODE_MASTER;
800057a: 4b16 ldr r3, [pc, #88] @ (80005d4 <MX_SPI1_Init+0x64>)
800057c: f44f 7282 mov.w r2, #260 @ 0x104
8000580: 605a str r2, [r3, #4]
hspi1.Init.Direction = SPI_DIRECTION_2LINES;
8000582: 4b14 ldr r3, [pc, #80] @ (80005d4 <MX_SPI1_Init+0x64>)
8000584: 2200 movs r2, #0
8000586: 609a str r2, [r3, #8]
hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
8000588: 4b12 ldr r3, [pc, #72] @ (80005d4 <MX_SPI1_Init+0x64>)
800058a: 2200 movs r2, #0
800058c: 60da str r2, [r3, #12]
hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
800058e: 4b11 ldr r3, [pc, #68] @ (80005d4 <MX_SPI1_Init+0x64>)
8000590: 2200 movs r2, #0
8000592: 611a str r2, [r3, #16]
hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
8000594: 4b0f ldr r3, [pc, #60] @ (80005d4 <MX_SPI1_Init+0x64>)
8000596: 2200 movs r2, #0
8000598: 615a str r2, [r3, #20]
hspi1.Init.NSS = SPI_NSS_SOFT;
800059a: 4b0e ldr r3, [pc, #56] @ (80005d4 <MX_SPI1_Init+0x64>)
800059c: f44f 7200 mov.w r2, #512 @ 0x200
80005a0: 619a str r2, [r3, #24]
hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
80005a2: 4b0c ldr r3, [pc, #48] @ (80005d4 <MX_SPI1_Init+0x64>)
80005a4: 2200 movs r2, #0
80005a6: 61da str r2, [r3, #28]
hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
80005a8: 4b0a ldr r3, [pc, #40] @ (80005d4 <MX_SPI1_Init+0x64>)
80005aa: 2200 movs r2, #0
80005ac: 621a str r2, [r3, #32]
hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
80005ae: 4b09 ldr r3, [pc, #36] @ (80005d4 <MX_SPI1_Init+0x64>)
80005b0: 2200 movs r2, #0
80005b2: 625a str r2, [r3, #36] @ 0x24
hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
80005b4: 4b07 ldr r3, [pc, #28] @ (80005d4 <MX_SPI1_Init+0x64>)
80005b6: 2200 movs r2, #0
80005b8: 629a str r2, [r3, #40] @ 0x28
hspi1.Init.CRCPolynomial = 10;
80005ba: 4b06 ldr r3, [pc, #24] @ (80005d4 <MX_SPI1_Init+0x64>)
80005bc: 220a movs r2, #10
80005be: 62da str r2, [r3, #44] @ 0x2c
if (HAL_SPI_Init(&hspi1) != HAL_OK)
80005c0: 4804 ldr r0, [pc, #16] @ (80005d4 <MX_SPI1_Init+0x64>)
80005c2: f001 fbcd bl 8001d60 <HAL_SPI_Init>
80005c6: 4603 mov r3, r0
80005c8: 2b00 cmp r3, #0
80005ca: d001 beq.n 80005d0 <MX_SPI1_Init+0x60>
{
Error_Handler();
80005cc: f000 f91c bl 8000808 <Error_Handler>
}
/* USER CODE BEGIN SPI1_Init 2 */
/* USER CODE END SPI1_Init 2 */
}
80005d0: bf00 nop
80005d2: bd80 pop {r7, pc}
80005d4: 20000028 .word 0x20000028
80005d8: 40013000 .word 0x40013000
080005dc <MX_TIM2_Init>:
* @brief TIM2 Initialization Function
* @param None
* @retval None
*/
static void MX_TIM2_Init(void)
{
80005dc: b580 push {r7, lr}
80005de: b086 sub sp, #24
80005e0: af00 add r7, sp, #0
/* USER CODE BEGIN TIM2_Init 0 */
/* USER CODE END TIM2_Init 0 */
TIM_ClockConfigTypeDef sClockSourceConfig = {0};
80005e2: f107 0308 add.w r3, r7, #8
80005e6: 2200 movs r2, #0
80005e8: 601a str r2, [r3, #0]
80005ea: 605a str r2, [r3, #4]
80005ec: 609a str r2, [r3, #8]
80005ee: 60da str r2, [r3, #12]
TIM_MasterConfigTypeDef sMasterConfig = {0};
80005f0: 463b mov r3, r7
80005f2: 2200 movs r2, #0
80005f4: 601a str r2, [r3, #0]
80005f6: 605a str r2, [r3, #4]
/* USER CODE BEGIN TIM2_Init 1 */
/* USER CODE END TIM2_Init 1 */
htim2.Instance = TIM2;
80005f8: 4b1e ldr r3, [pc, #120] @ (8000674 <MX_TIM2_Init+0x98>)
80005fa: f04f 4280 mov.w r2, #1073741824 @ 0x40000000
80005fe: 601a str r2, [r3, #0]
htim2.Init.Prescaler = 1000-1;
8000600: 4b1c ldr r3, [pc, #112] @ (8000674 <MX_TIM2_Init+0x98>)
8000602: f240 32e7 movw r2, #999 @ 0x3e7
8000606: 605a str r2, [r3, #4]
htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
8000608: 4b1a ldr r3, [pc, #104] @ (8000674 <MX_TIM2_Init+0x98>)
800060a: 2200 movs r2, #0
800060c: 609a str r2, [r3, #8]
htim2.Init.Period = 16000-1;
800060e: 4b19 ldr r3, [pc, #100] @ (8000674 <MX_TIM2_Init+0x98>)
8000610: f643 627f movw r2, #15999 @ 0x3e7f
8000614: 60da str r2, [r3, #12]
htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
8000616: 4b17 ldr r3, [pc, #92] @ (8000674 <MX_TIM2_Init+0x98>)
8000618: 2200 movs r2, #0
800061a: 611a str r2, [r3, #16]
htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
800061c: 4b15 ldr r3, [pc, #84] @ (8000674 <MX_TIM2_Init+0x98>)
800061e: 2280 movs r2, #128 @ 0x80
8000620: 615a str r2, [r3, #20]
if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
8000622: 4814 ldr r0, [pc, #80] @ (8000674 <MX_TIM2_Init+0x98>)
8000624: f001 fe46 bl 80022b4 <HAL_TIM_Base_Init>
8000628: 4603 mov r3, r0
800062a: 2b00 cmp r3, #0
800062c: d001 beq.n 8000632 <MX_TIM2_Init+0x56>
{
Error_Handler();
800062e: f000 f8eb bl 8000808 <Error_Handler>
}
sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
8000632: f44f 5380 mov.w r3, #4096 @ 0x1000
8000636: 60bb str r3, [r7, #8]
if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
8000638: f107 0308 add.w r3, r7, #8
800063c: 4619 mov r1, r3
800063e: 480d ldr r0, [pc, #52] @ (8000674 <MX_TIM2_Init+0x98>)
8000640: f002 f8e4 bl 800280c <HAL_TIM_ConfigClockSource>
8000644: 4603 mov r3, r0
8000646: 2b00 cmp r3, #0
8000648: d001 beq.n 800064e <MX_TIM2_Init+0x72>
{
Error_Handler();
800064a: f000 f8dd bl 8000808 <Error_Handler>
}
sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
800064e: 2300 movs r3, #0
8000650: 603b str r3, [r7, #0]
sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
8000652: 2300 movs r3, #0
8000654: 607b str r3, [r7, #4]
if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
8000656: 463b mov r3, r7
8000658: 4619 mov r1, r3
800065a: 4806 ldr r0, [pc, #24] @ (8000674 <MX_TIM2_Init+0x98>)
800065c: f002 fbf0 bl 8002e40 <HAL_TIMEx_MasterConfigSynchronization>
8000660: 4603 mov r3, r0
8000662: 2b00 cmp r3, #0
8000664: d001 beq.n 800066a <MX_TIM2_Init+0x8e>
{
Error_Handler();
8000666: f000 f8cf bl 8000808 <Error_Handler>
}
/* USER CODE BEGIN TIM2_Init 2 */
/* USER CODE END TIM2_Init 2 */
}
800066a: bf00 nop
800066c: 3718 adds r7, #24
800066e: 46bd mov sp, r7
8000670: bd80 pop {r7, pc}
8000672: bf00 nop
8000674: 20000080 .word 0x20000080
08000678 <MX_TIM3_Init>:
* @brief TIM3 Initialization Function
* @param None
* @retval None
*/
static void MX_TIM3_Init(void)
{
8000678: b580 push {r7, lr}
800067a: b08a sub sp, #40 @ 0x28
800067c: af00 add r7, sp, #0
/* USER CODE BEGIN TIM3_Init 0 */
/* USER CODE END TIM3_Init 0 */
TIM_ClockConfigTypeDef sClockSourceConfig = {0};
800067e: f107 0318 add.w r3, r7, #24
8000682: 2200 movs r2, #0
8000684: 601a str r2, [r3, #0]
8000686: 605a str r2, [r3, #4]
8000688: 609a str r2, [r3, #8]
800068a: 60da str r2, [r3, #12]
TIM_MasterConfigTypeDef sMasterConfig = {0};
800068c: f107 0310 add.w r3, r7, #16
8000690: 2200 movs r2, #0
8000692: 601a str r2, [r3, #0]
8000694: 605a str r2, [r3, #4]
TIM_OC_InitTypeDef sConfigOC = {0};
8000696: 463b mov r3, r7
8000698: 2200 movs r2, #0
800069a: 601a str r2, [r3, #0]
800069c: 605a str r2, [r3, #4]
800069e: 609a str r2, [r3, #8]
80006a0: 60da str r2, [r3, #12]
/* USER CODE BEGIN TIM3_Init 1 */
/* USER CODE END TIM3_Init 1 */
htim3.Instance = TIM3;
80006a2: 4b2c ldr r3, [pc, #176] @ (8000754 <MX_TIM3_Init+0xdc>)
80006a4: 4a2c ldr r2, [pc, #176] @ (8000758 <MX_TIM3_Init+0xe0>)
80006a6: 601a str r2, [r3, #0]
htim3.Init.Prescaler = 8-1;
80006a8: 4b2a ldr r3, [pc, #168] @ (8000754 <MX_TIM3_Init+0xdc>)
80006aa: 2207 movs r2, #7
80006ac: 605a str r2, [r3, #4]
htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
80006ae: 4b29 ldr r3, [pc, #164] @ (8000754 <MX_TIM3_Init+0xdc>)
80006b0: 2200 movs r2, #0
80006b2: 609a str r2, [r3, #8]
htim3.Init.Period = 100-1;
80006b4: 4b27 ldr r3, [pc, #156] @ (8000754 <MX_TIM3_Init+0xdc>)
80006b6: 2263 movs r2, #99 @ 0x63
80006b8: 60da str r2, [r3, #12]
htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
80006ba: 4b26 ldr r3, [pc, #152] @ (8000754 <MX_TIM3_Init+0xdc>)
80006bc: 2200 movs r2, #0
80006be: 611a str r2, [r3, #16]
htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
80006c0: 4b24 ldr r3, [pc, #144] @ (8000754 <MX_TIM3_Init+0xdc>)
80006c2: 2280 movs r2, #128 @ 0x80
80006c4: 615a str r2, [r3, #20]
if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
80006c6: 4823 ldr r0, [pc, #140] @ (8000754 <MX_TIM3_Init+0xdc>)
80006c8: f001 fdf4 bl 80022b4 <HAL_TIM_Base_Init>
80006cc: 4603 mov r3, r0
80006ce: 2b00 cmp r3, #0
80006d0: d001 beq.n 80006d6 <MX_TIM3_Init+0x5e>
{
Error_Handler();
80006d2: f000 f899 bl 8000808 <Error_Handler>
}
sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
80006d6: f44f 5380 mov.w r3, #4096 @ 0x1000
80006da: 61bb str r3, [r7, #24]
if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
80006dc: f107 0318 add.w r3, r7, #24
80006e0: 4619 mov r1, r3
80006e2: 481c ldr r0, [pc, #112] @ (8000754 <MX_TIM3_Init+0xdc>)
80006e4: f002 f892 bl 800280c <HAL_TIM_ConfigClockSource>
80006e8: 4603 mov r3, r0
80006ea: 2b00 cmp r3, #0
80006ec: d001 beq.n 80006f2 <MX_TIM3_Init+0x7a>
{
Error_Handler();
80006ee: f000 f88b bl 8000808 <Error_Handler>
}
if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
80006f2: 4818 ldr r0, [pc, #96] @ (8000754 <MX_TIM3_Init+0xdc>)
80006f4: f001 fe1d bl 8002332 <HAL_TIM_PWM_Init>
80006f8: 4603 mov r3, r0
80006fa: 2b00 cmp r3, #0
80006fc: d001 beq.n 8000702 <MX_TIM3_Init+0x8a>
{
Error_Handler();
80006fe: f000 f883 bl 8000808 <Error_Handler>
}
sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
8000702: 2300 movs r3, #0
8000704: 613b str r3, [r7, #16]
sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
8000706: 2300 movs r3, #0
8000708: 617b str r3, [r7, #20]
if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
800070a: f107 0310 add.w r3, r7, #16
800070e: 4619 mov r1, r3
8000710: 4810 ldr r0, [pc, #64] @ (8000754 <MX_TIM3_Init+0xdc>)
8000712: f002 fb95 bl 8002e40 <HAL_TIMEx_MasterConfigSynchronization>
8000716: 4603 mov r3, r0
8000718: 2b00 cmp r3, #0
800071a: d001 beq.n 8000720 <MX_TIM3_Init+0xa8>
{
Error_Handler();
800071c: f000 f874 bl 8000808 <Error_Handler>
}
sConfigOC.OCMode = TIM_OCMODE_PWM1;
8000720: 2360 movs r3, #96 @ 0x60
8000722: 603b str r3, [r7, #0]
sConfigOC.Pulse = 67;
8000724: 2343 movs r3, #67 @ 0x43
8000726: 607b str r3, [r7, #4]
sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
8000728: 2300 movs r3, #0
800072a: 60bb str r3, [r7, #8]
sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
800072c: 2300 movs r3, #0
800072e: 60fb str r3, [r7, #12]
if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
8000730: 463b mov r3, r7
8000732: 2200 movs r2, #0
8000734: 4619 mov r1, r3
8000736: 4807 ldr r0, [pc, #28] @ (8000754 <MX_TIM3_Init+0xdc>)
8000738: f001 ffa6 bl 8002688 <HAL_TIM_PWM_ConfigChannel>
800073c: 4603 mov r3, r0
800073e: 2b00 cmp r3, #0
8000740: d001 beq.n 8000746 <MX_TIM3_Init+0xce>
{
Error_Handler();
8000742: f000 f861 bl 8000808 <Error_Handler>
}
/* USER CODE BEGIN TIM3_Init 2 */
/* USER CODE END TIM3_Init 2 */
HAL_TIM_MspPostInit(&htim3);
8000746: 4803 ldr r0, [pc, #12] @ (8000754 <MX_TIM3_Init+0xdc>)
8000748: f000 f916 bl 8000978 <HAL_TIM_MspPostInit>
}
800074c: bf00 nop
800074e: 3728 adds r7, #40 @ 0x28
8000750: 46bd mov sp, r7
8000752: bd80 pop {r7, pc}
8000754: 200000c0 .word 0x200000c0
8000758: 40000400 .word 0x40000400
0800075c <MX_GPIO_Init>:
* @brief GPIO Initialization Function
* @param None
* @retval None
*/
static void MX_GPIO_Init(void)
{
800075c: b580 push {r7, lr}
800075e: b088 sub sp, #32
8000760: af00 add r7, sp, #0
GPIO_InitTypeDef GPIO_InitStruct = {0};
8000762: f107 030c add.w r3, r7, #12
8000766: 2200 movs r2, #0
8000768: 601a str r2, [r3, #0]
800076a: 605a str r2, [r3, #4]
800076c: 609a str r2, [r3, #8]
800076e: 60da str r2, [r3, #12]
8000770: 611a str r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */
/* GPIO Ports Clock Enable */
__HAL_RCC_GPIOC_CLK_ENABLE();
8000772: 4b22 ldr r3, [pc, #136] @ (80007fc <MX_GPIO_Init+0xa0>)
8000774: 69db ldr r3, [r3, #28]
8000776: 4a21 ldr r2, [pc, #132] @ (80007fc <MX_GPIO_Init+0xa0>)
8000778: f043 0304 orr.w r3, r3, #4
800077c: 61d3 str r3, [r2, #28]
800077e: 4b1f ldr r3, [pc, #124] @ (80007fc <MX_GPIO_Init+0xa0>)
8000780: 69db ldr r3, [r3, #28]
8000782: f003 0304 and.w r3, r3, #4
8000786: 60bb str r3, [r7, #8]
8000788: 68bb ldr r3, [r7, #8]
__HAL_RCC_GPIOA_CLK_ENABLE();
800078a: 4b1c ldr r3, [pc, #112] @ (80007fc <MX_GPIO_Init+0xa0>)
800078c: 69db ldr r3, [r3, #28]
800078e: 4a1b ldr r2, [pc, #108] @ (80007fc <MX_GPIO_Init+0xa0>)
8000790: f043 0301 orr.w r3, r3, #1
8000794: 61d3 str r3, [r2, #28]
8000796: 4b19 ldr r3, [pc, #100] @ (80007fc <MX_GPIO_Init+0xa0>)
8000798: 69db ldr r3, [r3, #28]
800079a: f003 0301 and.w r3, r3, #1
800079e: 607b str r3, [r7, #4]
80007a0: 687b ldr r3, [r7, #4]
/*Configure GPIO pin Output Level */
HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
80007a2: 2200 movs r2, #0
80007a4: 2101 movs r1, #1
80007a6: 4816 ldr r0, [pc, #88] @ (8000800 <MX_GPIO_Init+0xa4>)
80007a8: f000 fd1e bl 80011e8 <HAL_GPIO_WritePin>
/*Configure GPIO pin : PC0 */
GPIO_InitStruct.Pin = GPIO_PIN_0;
80007ac: 2301 movs r3, #1
80007ae: 60fb str r3, [r7, #12]
GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
80007b0: 2301 movs r3, #1
80007b2: 613b str r3, [r7, #16]
GPIO_InitStruct.Pull = GPIO_NOPULL;
80007b4: 2300 movs r3, #0
80007b6: 617b str r3, [r7, #20]
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
80007b8: 2300 movs r3, #0
80007ba: 61bb str r3, [r7, #24]
HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
80007bc: f107 030c add.w r3, r7, #12
80007c0: 4619 mov r1, r3
80007c2: 480f ldr r0, [pc, #60] @ (8000800 <MX_GPIO_Init+0xa4>)
80007c4: f000 fb80 bl 8000ec8 <HAL_GPIO_Init>
/*Configure GPIO pins : PA11 PA12 */
GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
80007c8: f44f 53c0 mov.w r3, #6144 @ 0x1800
80007cc: 60fb str r3, [r7, #12]
GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
80007ce: f44f 1388 mov.w r3, #1114112 @ 0x110000
80007d2: 613b str r3, [r7, #16]
GPIO_InitStruct.Pull = GPIO_NOPULL;
80007d4: 2300 movs r3, #0
80007d6: 617b str r3, [r7, #20]
HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
80007d8: f107 030c add.w r3, r7, #12
80007dc: 4619 mov r1, r3
80007de: 4809 ldr r0, [pc, #36] @ (8000804 <MX_GPIO_Init+0xa8>)
80007e0: f000 fb72 bl 8000ec8 <HAL_GPIO_Init>
/* EXTI interrupt init*/
HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
80007e4: 2200 movs r2, #0
80007e6: 2100 movs r1, #0
80007e8: 2028 movs r0, #40 @ 0x28
80007ea: f000 fb36 bl 8000e5a <HAL_NVIC_SetPriority>
HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
80007ee: 2028 movs r0, #40 @ 0x28
80007f0: f000 fb4f bl 8000e92 <HAL_NVIC_EnableIRQ>
/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
80007f4: bf00 nop
80007f6: 3720 adds r7, #32
80007f8: 46bd mov sp, r7
80007fa: bd80 pop {r7, pc}
80007fc: 40023800 .word 0x40023800
8000800: 40020800 .word 0x40020800
8000804: 40020000 .word 0x40020000
08000808 <Error_Handler>:
/**
* @brief This function is executed in case of error occurrence.
* @retval None
*/
void Error_Handler(void)
{
8000808: b480 push {r7}
800080a: af00 add r7, sp, #0
\details Disables IRQ interrupts by setting the I-bit in the CPSR.
Can only be executed in Privileged modes.
*/
__STATIC_FORCEINLINE void __disable_irq(void)
{
__ASM volatile ("cpsid i" : : : "memory");
800080c: b672 cpsid i
}
800080e: bf00 nop
/* USER CODE BEGIN Error_Handler_Debug */
/* User can add his own implementation to report the HAL error return state */
__disable_irq();
while (1)
8000810: bf00 nop
8000812: e7fd b.n 8000810 <Error_Handler+0x8>
08000814 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
/**
* Initializes the Global MSP.
*/
void HAL_MspInit(void)
{
8000814: b480 push {r7}
8000816: b085 sub sp, #20
8000818: af00 add r7, sp, #0
/* USER CODE BEGIN MspInit 0 */
/* USER CODE END MspInit 0 */
__HAL_RCC_COMP_CLK_ENABLE();
800081a: 4b14 ldr r3, [pc, #80] @ (800086c <HAL_MspInit+0x58>)
800081c: 6a5b ldr r3, [r3, #36] @ 0x24
800081e: 4a13 ldr r2, [pc, #76] @ (800086c <HAL_MspInit+0x58>)
8000820: f043 4300 orr.w r3, r3, #2147483648 @ 0x80000000
8000824: 6253 str r3, [r2, #36] @ 0x24
8000826: 4b11 ldr r3, [pc, #68] @ (800086c <HAL_MspInit+0x58>)
8000828: 6a5b ldr r3, [r3, #36] @ 0x24
800082a: f003 4300 and.w r3, r3, #2147483648 @ 0x80000000
800082e: 60fb str r3, [r7, #12]
8000830: 68fb ldr r3, [r7, #12]
__HAL_RCC_SYSCFG_CLK_ENABLE();
8000832: 4b0e ldr r3, [pc, #56] @ (800086c <HAL_MspInit+0x58>)
8000834: 6a1b ldr r3, [r3, #32]
8000836: 4a0d ldr r2, [pc, #52] @ (800086c <HAL_MspInit+0x58>)
8000838: f043 0301 orr.w r3, r3, #1
800083c: 6213 str r3, [r2, #32]
800083e: 4b0b ldr r3, [pc, #44] @ (800086c <HAL_MspInit+0x58>)
8000840: 6a1b ldr r3, [r3, #32]
8000842: f003 0301 and.w r3, r3, #1
8000846: 60bb str r3, [r7, #8]
8000848: 68bb ldr r3, [r7, #8]
__HAL_RCC_PWR_CLK_ENABLE();
800084a: 4b08 ldr r3, [pc, #32] @ (800086c <HAL_MspInit+0x58>)
800084c: 6a5b ldr r3, [r3, #36] @ 0x24
800084e: 4a07 ldr r2, [pc, #28] @ (800086c <HAL_MspInit+0x58>)
8000850: f043 5380 orr.w r3, r3, #268435456 @ 0x10000000
8000854: 6253 str r3, [r2, #36] @ 0x24
8000856: 4b05 ldr r3, [pc, #20] @ (800086c <HAL_MspInit+0x58>)
8000858: 6a5b ldr r3, [r3, #36] @ 0x24
800085a: f003 5380 and.w r3, r3, #268435456 @ 0x10000000
800085e: 607b str r3, [r7, #4]
8000860: 687b ldr r3, [r7, #4]
/* System interrupt init*/
/* USER CODE BEGIN MspInit 1 */
/* USER CODE END MspInit 1 */
}
8000862: bf00 nop
8000864: 3714 adds r7, #20
8000866: 46bd mov sp, r7
8000868: bc80 pop {r7}
800086a: 4770 bx lr
800086c: 40023800 .word 0x40023800
08000870 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
8000870: b580 push {r7, lr}
8000872: b08a sub sp, #40 @ 0x28
8000874: af00 add r7, sp, #0
8000876: 6078 str r0, [r7, #4]
GPIO_InitTypeDef GPIO_InitStruct = {0};
8000878: f107 0314 add.w r3, r7, #20
800087c: 2200 movs r2, #0
800087e: 601a str r2, [r3, #0]
8000880: 605a str r2, [r3, #4]
8000882: 609a str r2, [r3, #8]
8000884: 60da str r2, [r3, #12]
8000886: 611a str r2, [r3, #16]
if(hspi->Instance==SPI1)
8000888: 687b ldr r3, [r7, #4]
800088a: 681b ldr r3, [r3, #0]
800088c: 4a17 ldr r2, [pc, #92] @ (80008ec <HAL_SPI_MspInit+0x7c>)
800088e: 4293 cmp r3, r2
8000890: d127 bne.n 80008e2 <HAL_SPI_MspInit+0x72>
{
/* USER CODE BEGIN SPI1_MspInit 0 */
/* USER CODE END SPI1_MspInit 0 */
/* Peripheral clock enable */
__HAL_RCC_SPI1_CLK_ENABLE();
8000892: 4b17 ldr r3, [pc, #92] @ (80008f0 <HAL_SPI_MspInit+0x80>)
8000894: 6a1b ldr r3, [r3, #32]
8000896: 4a16 ldr r2, [pc, #88] @ (80008f0 <HAL_SPI_MspInit+0x80>)
8000898: f443 5380 orr.w r3, r3, #4096 @ 0x1000
800089c: 6213 str r3, [r2, #32]
800089e: 4b14 ldr r3, [pc, #80] @ (80008f0 <HAL_SPI_MspInit+0x80>)
80008a0: 6a1b ldr r3, [r3, #32]
80008a2: f403 5380 and.w r3, r3, #4096 @ 0x1000
80008a6: 613b str r3, [r7, #16]
80008a8: 693b ldr r3, [r7, #16]
__HAL_RCC_GPIOA_CLK_ENABLE();
80008aa: 4b11 ldr r3, [pc, #68] @ (80008f0 <HAL_SPI_MspInit+0x80>)
80008ac: 69db ldr r3, [r3, #28]
80008ae: 4a10 ldr r2, [pc, #64] @ (80008f0 <HAL_SPI_MspInit+0x80>)
80008b0: f043 0301 orr.w r3, r3, #1
80008b4: 61d3 str r3, [r2, #28]
80008b6: 4b0e ldr r3, [pc, #56] @ (80008f0 <HAL_SPI_MspInit+0x80>)
80008b8: 69db ldr r3, [r3, #28]
80008ba: f003 0301 and.w r3, r3, #1
80008be: 60fb str r3, [r7, #12]
80008c0: 68fb ldr r3, [r7, #12]
/**SPI1 GPIO Configuration
PA5 ------> SPI1_SCK
PA6 ------> SPI1_MISO
PA7 ------> SPI1_MOSI
*/
GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
80008c2: 23e0 movs r3, #224 @ 0xe0
80008c4: 617b str r3, [r7, #20]
GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
80008c6: 2302 movs r3, #2
80008c8: 61bb str r3, [r7, #24]
GPIO_InitStruct.Pull = GPIO_NOPULL;
80008ca: 2300 movs r3, #0
80008cc: 61fb str r3, [r7, #28]
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
80008ce: 2303 movs r3, #3
80008d0: 623b str r3, [r7, #32]
GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
80008d2: 2305 movs r3, #5
80008d4: 627b str r3, [r7, #36] @ 0x24
HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
80008d6: f107 0314 add.w r3, r7, #20
80008da: 4619 mov r1, r3
80008dc: 4805 ldr r0, [pc, #20] @ (80008f4 <HAL_SPI_MspInit+0x84>)
80008de: f000 faf3 bl 8000ec8 <HAL_GPIO_Init>
/* USER CODE END SPI1_MspInit 1 */
}
}
80008e2: bf00 nop
80008e4: 3728 adds r7, #40 @ 0x28
80008e6: 46bd mov sp, r7
80008e8: bd80 pop {r7, pc}
80008ea: bf00 nop
80008ec: 40013000 .word 0x40013000
80008f0: 40023800 .word 0x40023800
80008f4: 40020000 .word 0x40020000
080008f8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
80008f8: b580 push {r7, lr}
80008fa: b084 sub sp, #16
80008fc: af00 add r7, sp, #0
80008fe: 6078 str r0, [r7, #4]
if(htim_base->Instance==TIM2)
8000900: 687b ldr r3, [r7, #4]
8000902: 681b ldr r3, [r3, #0]
8000904: f1b3 4f80 cmp.w r3, #1073741824 @ 0x40000000
8000908: d114 bne.n 8000934 <HAL_TIM_Base_MspInit+0x3c>
{
/* USER CODE BEGIN TIM2_MspInit 0 */
/* USER CODE END TIM2_MspInit 0 */
/* Peripheral clock enable */
__HAL_RCC_TIM2_CLK_ENABLE();
800090a: 4b19 ldr r3, [pc, #100] @ (8000970 <HAL_TIM_Base_MspInit+0x78>)
800090c: 6a5b ldr r3, [r3, #36] @ 0x24
800090e: 4a18 ldr r2, [pc, #96] @ (8000970 <HAL_TIM_Base_MspInit+0x78>)
8000910: f043 0301 orr.w r3, r3, #1
8000914: 6253 str r3, [r2, #36] @ 0x24
8000916: 4b16 ldr r3, [pc, #88] @ (8000970 <HAL_TIM_Base_MspInit+0x78>)
8000918: 6a5b ldr r3, [r3, #36] @ 0x24
800091a: f003 0301 and.w r3, r3, #1
800091e: 60fb str r3, [r7, #12]
8000920: 68fb ldr r3, [r7, #12]
/* TIM2 interrupt Init */
HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
8000922: 2200 movs r2, #0
8000924: 2100 movs r1, #0
8000926: 201c movs r0, #28
8000928: f000 fa97 bl 8000e5a <HAL_NVIC_SetPriority>
HAL_NVIC_EnableIRQ(TIM2_IRQn);
800092c: 201c movs r0, #28
800092e: f000 fab0 bl 8000e92 <HAL_NVIC_EnableIRQ>
/* USER CODE BEGIN TIM3_MspInit 1 */
/* USER CODE END TIM3_MspInit 1 */
}
}
8000932: e018 b.n 8000966 <HAL_TIM_Base_MspInit+0x6e>
else if(htim_base->Instance==TIM3)
8000934: 687b ldr r3, [r7, #4]
8000936: 681b ldr r3, [r3, #0]
8000938: 4a0e ldr r2, [pc, #56] @ (8000974 <HAL_TIM_Base_MspInit+0x7c>)
800093a: 4293 cmp r3, r2
800093c: d113 bne.n 8000966 <HAL_TIM_Base_MspInit+0x6e>
__HAL_RCC_TIM3_CLK_ENABLE();
800093e: 4b0c ldr r3, [pc, #48] @ (8000970 <HAL_TIM_Base_MspInit+0x78>)
8000940: 6a5b ldr r3, [r3, #36] @ 0x24
8000942: 4a0b ldr r2, [pc, #44] @ (8000970 <HAL_TIM_Base_MspInit+0x78>)
8000944: f043 0302 orr.w r3, r3, #2
8000948: 6253 str r3, [r2, #36] @ 0x24
800094a: 4b09 ldr r3, [pc, #36] @ (8000970 <HAL_TIM_Base_MspInit+0x78>)
800094c: 6a5b ldr r3, [r3, #36] @ 0x24
800094e: f003 0302 and.w r3, r3, #2
8000952: 60bb str r3, [r7, #8]
8000954: 68bb ldr r3, [r7, #8]
HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
8000956: 2200 movs r2, #0
8000958: 2100 movs r1, #0
800095a: 201d movs r0, #29
800095c: f000 fa7d bl 8000e5a <HAL_NVIC_SetPriority>
HAL_NVIC_EnableIRQ(TIM3_IRQn);
8000960: 201d movs r0, #29
8000962: f000 fa96 bl 8000e92 <HAL_NVIC_EnableIRQ>
}
8000966: bf00 nop
8000968: 3710 adds r7, #16
800096a: 46bd mov sp, r7
800096c: bd80 pop {r7, pc}
800096e: bf00 nop
8000970: 40023800 .word 0x40023800
8000974: 40000400 .word 0x40000400
08000978 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
8000978: b580 push {r7, lr}
800097a: b088 sub sp, #32
800097c: af00 add r7, sp, #0
800097e: 6078 str r0, [r7, #4]
GPIO_InitTypeDef GPIO_InitStruct = {0};
8000980: f107 030c add.w r3, r7, #12
8000984: 2200 movs r2, #0
8000986: 601a str r2, [r3, #0]
8000988: 605a str r2, [r3, #4]
800098a: 609a str r2, [r3, #8]
800098c: 60da str r2, [r3, #12]
800098e: 611a str r2, [r3, #16]
if(htim->Instance==TIM3)
8000990: 687b ldr r3, [r7, #4]
8000992: 681b ldr r3, [r3, #0]
8000994: 4a11 ldr r2, [pc, #68] @ (80009dc <HAL_TIM_MspPostInit+0x64>)
8000996: 4293 cmp r3, r2
8000998: d11b bne.n 80009d2 <HAL_TIM_MspPostInit+0x5a>
{
/* USER CODE BEGIN TIM3_MspPostInit 0 */
/* USER CODE END TIM3_MspPostInit 0 */
__HAL_RCC_GPIOC_CLK_ENABLE();
800099a: 4b11 ldr r3, [pc, #68] @ (80009e0 <HAL_TIM_MspPostInit+0x68>)
800099c: 69db ldr r3, [r3, #28]
800099e: 4a10 ldr r2, [pc, #64] @ (80009e0 <HAL_TIM_MspPostInit+0x68>)
80009a0: f043 0304 orr.w r3, r3, #4
80009a4: 61d3 str r3, [r2, #28]
80009a6: 4b0e ldr r3, [pc, #56] @ (80009e0 <HAL_TIM_MspPostInit+0x68>)
80009a8: 69db ldr r3, [r3, #28]
80009aa: f003 0304 and.w r3, r3, #4
80009ae: 60bb str r3, [r7, #8]
80009b0: 68bb ldr r3, [r7, #8]
/**TIM3 GPIO Configuration
PC6 ------> TIM3_CH1
*/
GPIO_InitStruct.Pin = GPIO_PIN_6;
80009b2: 2340 movs r3, #64 @ 0x40
80009b4: 60fb str r3, [r7, #12]
GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
80009b6: 2302 movs r3, #2
80009b8: 613b str r3, [r7, #16]
GPIO_InitStruct.Pull = GPIO_NOPULL;
80009ba: 2300 movs r3, #0
80009bc: 617b str r3, [r7, #20]
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
80009be: 2300 movs r3, #0
80009c0: 61bb str r3, [r7, #24]
GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
80009c2: 2302 movs r3, #2
80009c4: 61fb str r3, [r7, #28]
HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
80009c6: f107 030c add.w r3, r7, #12
80009ca: 4619 mov r1, r3
80009cc: 4805 ldr r0, [pc, #20] @ (80009e4 <HAL_TIM_MspPostInit+0x6c>)
80009ce: f000 fa7b bl 8000ec8 <HAL_GPIO_Init>
/* USER CODE BEGIN TIM3_MspPostInit 1 */
/* USER CODE END TIM3_MspPostInit 1 */
}
}
80009d2: bf00 nop
80009d4: 3720 adds r7, #32
80009d6: 46bd mov sp, r7
80009d8: bd80 pop {r7, pc}
80009da: bf00 nop
80009dc: 40000400 .word 0x40000400
80009e0: 40023800 .word 0x40023800
80009e4: 40020800 .word 0x40020800
080009e8 <NMI_Handler>:
/******************************************************************************/
/**
* @brief This function handles Non maskable interrupt.
*/
void NMI_Handler(void)
{
80009e8: b480 push {r7}
80009ea: af00 add r7, sp, #0
/* USER CODE BEGIN NonMaskableInt_IRQn 0 */
/* USER CODE END NonMaskableInt_IRQn 0 */
/* USER CODE BEGIN NonMaskableInt_IRQn 1 */
while (1)
80009ec: bf00 nop
80009ee: e7fd b.n 80009ec <NMI_Handler+0x4>
080009f0 <HardFault_Handler>:
/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
80009f0: b480 push {r7}
80009f2: af00 add r7, sp, #0
/* USER CODE BEGIN HardFault_IRQn 0 */
/* USER CODE END HardFault_IRQn 0 */
while (1)
80009f4: bf00 nop
80009f6: e7fd b.n 80009f4 <HardFault_Handler+0x4>
080009f8 <MemManage_Handler>:
/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
80009f8: b480 push {r7}
80009fa: af00 add r7, sp, #0
/* USER CODE BEGIN MemoryManagement_IRQn 0 */
/* USER CODE END MemoryManagement_IRQn 0 */
while (1)
80009fc: bf00 nop
80009fe: e7fd b.n 80009fc <MemManage_Handler+0x4>
08000a00 <BusFault_Handler>:
/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
8000a00: b480 push {r7}
8000a02: af00 add r7, sp, #0
/* USER CODE BEGIN BusFault_IRQn 0 */
/* USER CODE END BusFault_IRQn 0 */
while (1)
8000a04: bf00 nop
8000a06: e7fd b.n 8000a04 <BusFault_Handler+0x4>
08000a08 <UsageFault_Handler>:
/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
8000a08: b480 push {r7}
8000a0a: af00 add r7, sp, #0
/* USER CODE BEGIN UsageFault_IRQn 0 */
/* USER CODE END UsageFault_IRQn 0 */
while (1)
8000a0c: bf00 nop
8000a0e: e7fd b.n 8000a0c <UsageFault_Handler+0x4>
08000a10 <SVC_Handler>:
/**
* @brief This function handles System service call via SWI instruction.
*/
void SVC_Handler(void)
{
8000a10: b480 push {r7}
8000a12: af00 add r7, sp, #0
/* USER CODE END SVC_IRQn 0 */
/* USER CODE BEGIN SVC_IRQn 1 */
/* USER CODE END SVC_IRQn 1 */
}
8000a14: bf00 nop
8000a16: 46bd mov sp, r7
8000a18: bc80 pop {r7}
8000a1a: 4770 bx lr
08000a1c <DebugMon_Handler>:
/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
8000a1c: b480 push {r7}
8000a1e: af00 add r7, sp, #0
/* USER CODE END DebugMonitor_IRQn 0 */
/* USER CODE BEGIN DebugMonitor_IRQn 1 */
/* USER CODE END DebugMonitor_IRQn 1 */
}
8000a20: bf00 nop
8000a22: 46bd mov sp, r7
8000a24: bc80 pop {r7}
8000a26: 4770 bx lr
08000a28 <PendSV_Handler>:
/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
8000a28: b480 push {r7}
8000a2a: af00 add r7, sp, #0
/* USER CODE END PendSV_IRQn 0 */
/* USER CODE BEGIN PendSV_IRQn 1 */
/* USER CODE END PendSV_IRQn 1 */
}
8000a2c: bf00 nop
8000a2e: 46bd mov sp, r7
8000a30: bc80 pop {r7}
8000a32: 4770 bx lr
08000a34 <SysTick_Handler>:
/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
8000a34: b580 push {r7, lr}
8000a36: af00 add r7, sp, #0
/* USER CODE BEGIN SysTick_IRQn 0 */
/* USER CODE END SysTick_IRQn 0 */
HAL_IncTick();
8000a38: f000 f91c bl 8000c74 <HAL_IncTick>
/* USER CODE BEGIN SysTick_IRQn 1 */
/* USER CODE END SysTick_IRQn 1 */
}
8000a3c: bf00 nop
8000a3e: bd80 pop {r7, pc}
08000a40 <TIM2_IRQHandler>:
/**
* @brief This function handles TIM2 global interrupt.
*/
void TIM2_IRQHandler(void)
{
8000a40: b580 push {r7, lr}
8000a42: af00 add r7, sp, #0
/* USER CODE BEGIN TIM2_IRQn 0 */
/* USER CODE END TIM2_IRQn 0 */
HAL_TIM_IRQHandler(&htim2);
8000a44: 4802 ldr r0, [pc, #8] @ (8000a50 <TIM2_IRQHandler+0x10>)
8000a46: f001 fd53 bl 80024f0 <HAL_TIM_IRQHandler>
/* USER CODE BEGIN TIM2_IRQn 1 */
/* USER CODE END TIM2_IRQn 1 */
}
8000a4a: bf00 nop
8000a4c: bd80 pop {r7, pc}
8000a4e: bf00 nop
8000a50: 20000080 .word 0x20000080
08000a54 <TIM3_IRQHandler>:
/**
* @brief This function handles TIM3 global interrupt.
*/
void TIM3_IRQHandler(void)
{
8000a54: b580 push {r7, lr}
8000a56: af00 add r7, sp, #0
/* USER CODE BEGIN TIM3_IRQn 0 */
/* USER CODE END TIM3_IRQn 0 */
HAL_TIM_IRQHandler(&htim3);
8000a58: 4802 ldr r0, [pc, #8] @ (8000a64 <TIM3_IRQHandler+0x10>)
8000a5a: f001 fd49 bl 80024f0 <HAL_TIM_IRQHandler>
/* USER CODE BEGIN TIM3_IRQn 1 */
/* USER CODE END TIM3_IRQn 1 */
}
8000a5e: bf00 nop
8000a60: bd80 pop {r7, pc}
8000a62: bf00 nop
8000a64: 200000c0 .word 0x200000c0
08000a68 <EXTI15_10_IRQHandler>:
/**
* @brief This function handles EXTI line[15:10] interrupts.
*/
void EXTI15_10_IRQHandler(void)
{
8000a68: b580 push {r7, lr}
8000a6a: af00 add r7, sp, #0
/* USER CODE BEGIN EXTI15_10_IRQn 0 */
/* USER CODE END EXTI15_10_IRQn 0 */
HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
8000a6c: f44f 6000 mov.w r0, #2048 @ 0x800
8000a70: f000 fbd2 bl 8001218 <HAL_GPIO_EXTI_IRQHandler>
HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
8000a74: f44f 5080 mov.w r0, #4096 @ 0x1000
8000a78: f000 fbce bl 8001218 <HAL_GPIO_EXTI_IRQHandler>
/* USER CODE BEGIN EXTI15_10_IRQn 1 */
/* USER CODE END EXTI15_10_IRQn 1 */
}
8000a7c: bf00 nop
8000a7e: bd80 pop {r7, pc}
08000a80 <SystemInit>:
* SystemCoreClock variable.
* @param None
* @retval None
*/
void SystemInit (void)
{
8000a80: b480 push {r7}
8000a82: af00 add r7, sp, #0
/* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
8000a84: bf00 nop
8000a86: 46bd mov sp, r7
8000a88: bc80 pop {r7}
8000a8a: 4770 bx lr
08000a8c <Reset_Handler>:
.type Reset_Handler, %function
Reset_Handler:
/* Call the clock system initialization function.*/
bl SystemInit
8000a8c: f7ff fff8 bl 8000a80 <SystemInit>
/* Copy the data segment initializers from flash to SRAM */
ldr r0, =_sdata
8000a90: 480b ldr r0, [pc, #44] @ (8000ac0 <LoopFillZerobss+0xe>)
ldr r1, =_edata
8000a92: 490c ldr r1, [pc, #48] @ (8000ac4 <LoopFillZerobss+0x12>)
ldr r2, =_sidata
8000a94: 4a0c ldr r2, [pc, #48] @ (8000ac8 <LoopFillZerobss+0x16>)
movs r3, #0
8000a96: 2300 movs r3, #0
b LoopCopyDataInit
8000a98: e002 b.n 8000aa0 <LoopCopyDataInit>
08000a9a <CopyDataInit>:
CopyDataInit:
ldr r4, [r2, r3]
8000a9a: 58d4 ldr r4, [r2, r3]
str r4, [r0, r3]
8000a9c: 50c4 str r4, [r0, r3]
adds r3, r3, #4
8000a9e: 3304 adds r3, #4
08000aa0 <LoopCopyDataInit>:
LoopCopyDataInit:
adds r4, r0, r3
8000aa0: 18c4 adds r4, r0, r3
cmp r4, r1
8000aa2: 428c cmp r4, r1
bcc CopyDataInit
8000aa4: d3f9 bcc.n 8000a9a <CopyDataInit>
/* Zero fill the bss segment. */
ldr r2, =_sbss
8000aa6: 4a09 ldr r2, [pc, #36] @ (8000acc <LoopFillZerobss+0x1a>)
ldr r4, =_ebss
8000aa8: 4c09 ldr r4, [pc, #36] @ (8000ad0 <LoopFillZerobss+0x1e>)
movs r3, #0
8000aaa: 2300 movs r3, #0
b LoopFillZerobss
8000aac: e001 b.n 8000ab2 <LoopFillZerobss>
08000aae <FillZerobss>:
FillZerobss:
str r3, [r2]
8000aae: 6013 str r3, [r2, #0]
adds r2, r2, #4
8000ab0: 3204 adds r2, #4
08000ab2 <LoopFillZerobss>:
LoopFillZerobss:
cmp r2, r4
8000ab2: 42a2 cmp r2, r4
bcc FillZerobss
8000ab4: d3fb bcc.n 8000aae <FillZerobss>
/* Call static constructors */
bl __libc_init_array
8000ab6: f002 fa29 bl 8002f0c <__libc_init_array>
/* Call the application's entry point.*/
bl main
8000aba: f7ff fcf9 bl 80004b0 <main>
bx lr
8000abe: 4770 bx lr
ldr r0, =_sdata
8000ac0: 20000000 .word 0x20000000
ldr r1, =_edata
8000ac4: 2000000c .word 0x2000000c
ldr r2, =_sidata
8000ac8: 08002f98 .word 0x08002f98
ldr r2, =_sbss
8000acc: 2000000c .word 0x2000000c
ldr r4, =_ebss
8000ad0: 20000104 .word 0x20000104
08000ad4 <ADC1_IRQHandler>:
* @retval : None
*/
.section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
b Infinite_Loop
8000ad4: e7fe b.n 8000ad4 <ADC1_IRQHandler>
08000ad6 <MAX7219_Init>:
* Arguments : none
* Returns : none
*********************************************************************************************************
*/
void MAX7219_Init (void)
{
8000ad6: b580 push {r7, lr}
8000ad8: af00 add r7, sp, #0
// configure "LOAD" as output
MAX7219_Write(REG_SCAN_LIMIT, 7); // set up to scan all eight digits
8000ada: 2107 movs r1, #7
8000adc: 200b movs r0, #11
8000ade: f000 f847 bl 8000b70 <MAX7219_Write>
MAX7219_Write(REG_DECODE, 0x00); // set to "no decode" for all digits
8000ae2: 2100 movs r1, #0
8000ae4: 2009 movs r0, #9
8000ae6: f000 f843 bl 8000b70 <MAX7219_Write>
MAX7219_ShutdownStop(); // select normal operation (i.e. not shutdown)
8000aea: f000 f809 bl 8000b00 <MAX7219_ShutdownStop>
MAX7219_DisplayTestStop(); // select normal operation (i.e. not test mode)
8000aee: f000 f80f bl 8000b10 <MAX7219_DisplayTestStop>
MAX7219_Clear(); // clear all digits
8000af2: f000 f827 bl 8000b44 <MAX7219_Clear>
MAX7219_SetBrightness(INTENSITY_MAX); // set to maximum intensity
8000af6: 200f movs r0, #15
8000af8: f000 f812 bl 8000b20 <MAX7219_SetBrightness>
}
8000afc: bf00 nop
8000afe: bd80 pop {r7, pc}
08000b00 <MAX7219_ShutdownStop>:
* Arguments : none
* Returns : none
*********************************************************************************************************
*/
void MAX7219_ShutdownStop (void)
{
8000b00: b580 push {r7, lr}
8000b02: af00 add r7, sp, #0
MAX7219_Write(REG_SHUTDOWN, 1); // put MAX7219 into "normal" mode
8000b04: 2101 movs r1, #1
8000b06: 200c movs r0, #12
8000b08: f000 f832 bl 8000b70 <MAX7219_Write>
}
8000b0c: bf00 nop
8000b0e: bd80 pop {r7, pc}
08000b10 <MAX7219_DisplayTestStop>:
* Arguments : none
* Returns : none
*********************************************************************************************************
*/
void MAX7219_DisplayTestStop (void)
{
8000b10: b580 push {r7, lr}
8000b12: af00 add r7, sp, #0
MAX7219_Write(REG_DISPLAY_TEST, 0); // put MAX7219 into "normal" mode
8000b14: 2100 movs r1, #0
8000b16: 200f movs r0, #15
8000b18: f000 f82a bl 8000b70 <MAX7219_Write>
}
8000b1c: bf00 nop
8000b1e: bd80 pop {r7, pc}
08000b20 <MAX7219_SetBrightness>:
* Arguments : brightness (0-15)
* Returns : none
*********************************************************************************************************
*/
void MAX7219_SetBrightness (char brightness)
{
8000b20: b580 push {r7, lr}
8000b22: b082 sub sp, #8
8000b24: af00 add r7, sp, #0
8000b26: 4603 mov r3, r0
8000b28: 71fb strb r3, [r7, #7]
brightness &= 0x0f; // mask off extra bits
8000b2a: 79fb ldrb r3, [r7, #7]
8000b2c: f003 030f and.w r3, r3, #15
8000b30: 71fb strb r3, [r7, #7]
MAX7219_Write(REG_INTENSITY, brightness); // set brightness
8000b32: 79fb ldrb r3, [r7, #7]
8000b34: 4619 mov r1, r3
8000b36: 200a movs r0, #10
8000b38: f000 f81a bl 8000b70 <MAX7219_Write>
}
8000b3c: bf00 nop
8000b3e: 3708 adds r7, #8
8000b40: 46bd mov sp, r7
8000b42: bd80 pop {r7, pc}
08000b44 <MAX7219_Clear>:
* Arguments : none
* Returns : none
*********************************************************************************************************
*/
void MAX7219_Clear (void)
{
8000b44: b580 push {r7, lr}
8000b46: b082 sub sp, #8
8000b48: af00 add r7, sp, #0
char i;
for (i=0; i < 8; i++)
8000b4a: 2300 movs r3, #0
8000b4c: 71fb strb r3, [r7, #7]
8000b4e: e007 b.n 8000b60 <MAX7219_Clear+0x1c>
MAX7219_Write(i, 0x00); // turn all segments off
8000b50: 79fb ldrb r3, [r7, #7]
8000b52: 2100 movs r1, #0
8000b54: 4618 mov r0, r3
8000b56: f000 f80b bl 8000b70 <MAX7219_Write>
for (i=0; i < 8; i++)
8000b5a: 79fb ldrb r3, [r7, #7]
8000b5c: 3301 adds r3, #1
8000b5e: 71fb strb r3, [r7, #7]
8000b60: 79fb ldrb r3, [r7, #7]
8000b62: 2b07 cmp r3, #7
8000b64: d9f4 bls.n 8000b50 <MAX7219_Clear+0xc>
}
8000b66: bf00 nop
8000b68: bf00 nop
8000b6a: 3708 adds r7, #8
8000b6c: 46bd mov sp, r7
8000b6e: bd80 pop {r7, pc}
08000b70 <MAX7219_Write>:
* dataout = data to write to MAX7219
* Returns : none
*********************************************************************************************************
*/
void MAX7219_Write (unsigned char reg_number, unsigned char dataout)
{
8000b70: b580 push {r7, lr}
8000b72: b082 sub sp, #8
8000b74: af00 add r7, sp, #0
8000b76: 4603 mov r3, r0
8000b78: 460a mov r2, r1
8000b7a: 71fb strb r3, [r7, #7]
8000b7c: 4613 mov r3, r2
8000b7e: 71bb strb r3, [r7, #6]
MAX7219_nCS_PORT->BSRR = (uint32_t)MAX7219_nCS_PIN<<16;// nCS = 0 // take LOAD high to begin
8000b80: 4b09 ldr r3, [pc, #36] @ (8000ba8 <MAX7219_Write+0x38>)
8000b82: f44f 3280 mov.w r2, #65536 @ 0x10000
8000b86: 619a str r2, [r3, #24]
MAX7219_SendByte(reg_number); // write register number to MAX7219
8000b88: 79fb ldrb r3, [r7, #7]
8000b8a: 4618 mov r0, r3
8000b8c: f000 f80e bl 8000bac <MAX7219_SendByte>
MAX7219_SendByte(dataout); // write data to MAX7219
8000b90: 79bb ldrb r3, [r7, #6]
8000b92: 4618 mov r0, r3
8000b94: f000 f80a bl 8000bac <MAX7219_SendByte>
MAX7219_nCS_PORT->BSRR = (uint32_t)MAX7219_nCS_PIN;// nCS = 1 // take LOAD low to latch in data
8000b98: 4b03 ldr r3, [pc, #12] @ (8000ba8 <MAX7219_Write+0x38>)
8000b9a: 2201 movs r2, #1
8000b9c: 619a str r2, [r3, #24]
}
8000b9e: bf00 nop
8000ba0: 3708 adds r7, #8
8000ba2: 46bd mov sp, r7
8000ba4: bd80 pop {r7, pc}
8000ba6: bf00 nop
8000ba8: 40020800 .word 0x40020800
08000bac <MAX7219_SendByte>:
* Returns : none
*********************************************************************************************************
*/
static void MAX7219_SendByte (unsigned char dataout)
{
8000bac: b580 push {r7, lr}
8000bae: b082 sub sp, #8
8000bb0: af00 add r7, sp, #0
8000bb2: 4603 mov r3, r0
8000bb4: 71fb strb r3, [r7, #7]
HAL_SPI_Transmit(&hspi1, &dataout, 1, 1000);
8000bb6: 1df9 adds r1, r7, #7
8000bb8: f44f 737a mov.w r3, #1000 @ 0x3e8
8000bbc: 2201 movs r2, #1
8000bbe: 4803 ldr r0, [pc, #12] @ (8000bcc <MAX7219_SendByte+0x20>)
8000bc0: f001 f957 bl 8001e72 <HAL_SPI_Transmit>
}
8000bc4: bf00 nop
8000bc6: 3708 adds r7, #8
8000bc8: 46bd mov sp, r7
8000bca: bd80 pop {r7, pc}
8000bcc: 20000028 .word 0x20000028
08000bd0 <HAL_Init>:
* In the default implementation,Systick is used as source of time base.
* the tick variable is incremented each 1ms in its ISR.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_Init(void)
{
8000bd0: b580 push {r7, lr}
8000bd2: b082 sub sp, #8
8000bd4: af00 add r7, sp, #0
HAL_StatusTypeDef status = HAL_OK;
8000bd6: 2300 movs r3, #0
8000bd8: 71fb strb r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
__HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */
/* Set Interrupt Group Priority */
HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
8000bda: 2003 movs r0, #3
8000bdc: f000 f932 bl 8000e44 <HAL_NVIC_SetPriorityGrouping>
/* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
8000be0: 200f movs r0, #15
8000be2: f000 f80d bl 8000c00 <HAL_InitTick>
8000be6: 4603 mov r3, r0
8000be8: 2b00 cmp r3, #0
8000bea: d002 beq.n 8000bf2 <HAL_Init+0x22>
{
status = HAL_ERROR;
8000bec: 2301 movs r3, #1
8000bee: 71fb strb r3, [r7, #7]
8000bf0: e001 b.n 8000bf6 <HAL_Init+0x26>
}
else
{
/* Init the low level hardware */
HAL_MspInit();
8000bf2: f7ff fe0f bl 8000814 <HAL_MspInit>
}
/* Return function status */
return status;
8000bf6: 79fb ldrb r3, [r7, #7]
}
8000bf8: 4618 mov r0, r3
8000bfa: 3708 adds r7, #8
8000bfc: 46bd mov sp, r7
8000bfe: bd80 pop {r7, pc}
08000c00 <HAL_InitTick>:
* implementation in user file.
* @param TickPriority Tick interrupt priority.
* @retval HAL status
*/
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
8000c00: b580 push {r7, lr}
8000c02: b084 sub sp, #16
8000c04: af00 add r7, sp, #0
8000c06: 6078 str r0, [r7, #4]
HAL_StatusTypeDef status = HAL_OK;
8000c08: 2300 movs r3, #0
8000c0a: 73fb strb r3, [r7, #15]
if (uwTickFreq != 0U)
8000c0c: 4b16 ldr r3, [pc, #88] @ (8000c68 <HAL_InitTick+0x68>)
8000c0e: 681b ldr r3, [r3, #0]
8000c10: 2b00 cmp r3, #0
8000c12: d022 beq.n 8000c5a <HAL_InitTick+0x5a>
{
/*Configure the SysTick to have interrupt in 1ms time basis*/
if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
8000c14: 4b15 ldr r3, [pc, #84] @ (8000c6c <HAL_InitTick+0x6c>)
8000c16: 681a ldr r2, [r3, #0]
8000c18: 4b13 ldr r3, [pc, #76] @ (8000c68 <HAL_InitTick+0x68>)
8000c1a: 681b ldr r3, [r3, #0]
8000c1c: f44f 717a mov.w r1, #1000 @ 0x3e8
8000c20: fbb1 f3f3 udiv r3, r1, r3
8000c24: fbb2 f3f3 udiv r3, r2, r3
8000c28: 4618 mov r0, r3
8000c2a: f000 f940 bl 8000eae <HAL_SYSTICK_Config>
8000c2e: 4603 mov r3, r0
8000c30: 2b00 cmp r3, #0
8000c32: d10f bne.n 8000c54 <HAL_InitTick+0x54>
{
/* Configure the SysTick IRQ priority */
if (TickPriority < (1UL << __NVIC_PRIO_BITS))
8000c34: 687b ldr r3, [r7, #4]
8000c36: 2b0f cmp r3, #15
8000c38: d809 bhi.n 8000c4e <HAL_InitTick+0x4e>
{
HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
8000c3a: 2200 movs r2, #0
8000c3c: 6879 ldr r1, [r7, #4]
8000c3e: f04f 30ff mov.w r0, #4294967295 @ 0xffffffff
8000c42: f000 f90a bl 8000e5a <HAL_NVIC_SetPriority>
uwTickPrio = TickPriority;
8000c46: 4a0a ldr r2, [pc, #40] @ (8000c70 <HAL_InitTick+0x70>)
8000c48: 687b ldr r3, [r7, #4]
8000c4a: 6013 str r3, [r2, #0]
8000c4c: e007 b.n 8000c5e <HAL_InitTick+0x5e>
}
else
{
status = HAL_ERROR;
8000c4e: 2301 movs r3, #1
8000c50: 73fb strb r3, [r7, #15]
8000c52: e004 b.n 8000c5e <HAL_InitTick+0x5e>
}
}
else
{
status = HAL_ERROR;
8000c54: 2301 movs r3, #1
8000c56: 73fb strb r3, [r7, #15]
8000c58: e001 b.n 8000c5e <HAL_InitTick+0x5e>
}
}
else
{
status = HAL_ERROR;
8000c5a: 2301 movs r3, #1
8000c5c: 73fb strb r3, [r7, #15]
}
/* Return function status */
return status;
8000c5e: 7bfb ldrb r3, [r7, #15]
}
8000c60: 4618 mov r0, r3
8000c62: 3710 adds r7, #16
8000c64: 46bd mov sp, r7
8000c66: bd80 pop {r7, pc}
8000c68: 20000008 .word 0x20000008
8000c6c: 20000000 .word 0x20000000
8000c70: 20000004 .word 0x20000004
08000c74 <HAL_IncTick>:
* @note This function is declared as __weak to be overwritten in case of other
* implementations in user file.
* @retval None
*/
__weak void HAL_IncTick(void)
{
8000c74: b480 push {r7}
8000c76: af00 add r7, sp, #0
uwTick += uwTickFreq;
8000c78: 4b05 ldr r3, [pc, #20] @ (8000c90 <HAL_IncTick+0x1c>)
8000c7a: 681a ldr r2, [r3, #0]
8000c7c: 4b05 ldr r3, [pc, #20] @ (8000c94 <HAL_IncTick+0x20>)
8000c7e: 681b ldr r3, [r3, #0]
8000c80: 4413 add r3, r2
8000c82: 4a03 ldr r2, [pc, #12] @ (8000c90 <HAL_IncTick+0x1c>)
8000c84: 6013 str r3, [r2, #0]
}
8000c86: bf00 nop
8000c88: 46bd mov sp, r7
8000c8a: bc80 pop {r7}
8000c8c: 4770 bx lr
8000c8e: bf00 nop
8000c90: 20000100 .word 0x20000100
8000c94: 20000008 .word 0x20000008
08000c98 <HAL_GetTick>:
* @note This function is declared as __weak to be overwritten in case of other
* implementations in user file.
* @retval tick value
*/
__weak uint32_t HAL_GetTick(void)
{
8000c98: b480 push {r7}
8000c9a: af00 add r7, sp, #0
return uwTick;
8000c9c: 4b02 ldr r3, [pc, #8] @ (8000ca8 <HAL_GetTick+0x10>)
8000c9e: 681b ldr r3, [r3, #0]
}
8000ca0: 4618 mov r0, r3
8000ca2: 46bd mov sp, r7
8000ca4: bc80 pop {r7}
8000ca6: 4770 bx lr
8000ca8: 20000100 .word 0x20000100
08000cac <__NVIC_SetPriorityGrouping>:
In case of a conflict between priority grouping and available
priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
\param [in] PriorityGroup Priority grouping field.
*/
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
8000cac: b480 push {r7}
8000cae: b085 sub sp, #20
8000cb0: af00 add r7, sp, #0
8000cb2: 6078 str r0, [r7, #4]
uint32_t reg_value;
uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */
8000cb4: 687b ldr r3, [r7, #4]
8000cb6: f003 0307 and.w r3, r3, #7
8000cba: 60fb str r3, [r7, #12]
reg_value = SCB->AIRCR; /* read old register configuration */
8000cbc: 4b0c ldr r3, [pc, #48] @ (8000cf0 <__NVIC_SetPriorityGrouping+0x44>)
8000cbe: 68db ldr r3, [r3, #12]
8000cc0: 60bb str r3, [r7, #8]
reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */
8000cc2: 68ba ldr r2, [r7, #8]
8000cc4: f64f 03ff movw r3, #63743 @ 0xf8ff
8000cc8: 4013 ands r3, r2
8000cca: 60bb str r3, [r7, #8]
reg_value = (reg_value |
((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
(PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) ); /* Insert write key and priority group */
8000ccc: 68fb ldr r3, [r7, #12]
8000cce: 021a lsls r2, r3, #8
((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
8000cd0: 68bb ldr r3, [r7, #8]
8000cd2: 4313 orrs r3, r2
reg_value = (reg_value |
8000cd4: f043 63bf orr.w r3, r3, #100139008 @ 0x5f80000
8000cd8: f443 3300 orr.w r3, r3, #131072 @ 0x20000
8000cdc: 60bb str r3, [r7, #8]
SCB->AIRCR = reg_value;
8000cde: 4a04 ldr r2, [pc, #16] @ (8000cf0 <__NVIC_SetPriorityGrouping+0x44>)
8000ce0: 68bb ldr r3, [r7, #8]
8000ce2: 60d3 str r3, [r2, #12]
}
8000ce4: bf00 nop
8000ce6: 3714 adds r7, #20
8000ce8: 46bd mov sp, r7
8000cea: bc80 pop {r7}
8000cec: 4770 bx lr
8000cee: bf00 nop
8000cf0: e000ed00 .word 0xe000ed00
08000cf4 <__NVIC_GetPriorityGrouping>:
\brief Get Priority Grouping
\details Reads the priority grouping field from the NVIC Interrupt Controller.
\return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
*/
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
8000cf4: b480 push {r7}
8000cf6: af00 add r7, sp, #0
return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
8000cf8: 4b04 ldr r3, [pc, #16] @ (8000d0c <__NVIC_GetPriorityGrouping+0x18>)
8000cfa: 68db ldr r3, [r3, #12]
8000cfc: 0a1b lsrs r3, r3, #8
8000cfe: f003 0307 and.w r3, r3, #7
}
8000d02: 4618 mov r0, r3
8000d04: 46bd mov sp, r7
8000d06: bc80 pop {r7}
8000d08: 4770 bx lr
8000d0a: bf00 nop
8000d0c: e000ed00 .word 0xe000ed00
08000d10 <__NVIC_EnableIRQ>:
\details Enables a device specific interrupt in the NVIC interrupt controller.
\param [in] IRQn Device specific interrupt number.
\note IRQn must not be negative.
*/
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
8000d10: b480 push {r7}
8000d12: b083 sub sp, #12
8000d14: af00 add r7, sp, #0
8000d16: 4603 mov r3, r0
8000d18: 71fb strb r3, [r7, #7]
if ((int32_t)(IRQn) >= 0)
8000d1a: f997 3007 ldrsb.w r3, [r7, #7]
8000d1e: 2b00 cmp r3, #0
8000d20: db0b blt.n 8000d3a <__NVIC_EnableIRQ+0x2a>
{
NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
8000d22: 79fb ldrb r3, [r7, #7]
8000d24: f003 021f and.w r2, r3, #31
8000d28: 4906 ldr r1, [pc, #24] @ (8000d44 <__NVIC_EnableIRQ+0x34>)
8000d2a: f997 3007 ldrsb.w r3, [r7, #7]
8000d2e: 095b lsrs r3, r3, #5
8000d30: 2001 movs r0, #1
8000d32: fa00 f202 lsl.w r2, r0, r2
8000d36: f841 2023 str.w r2, [r1, r3, lsl #2]
}
}
8000d3a: bf00 nop
8000d3c: 370c adds r7, #12
8000d3e: 46bd mov sp, r7
8000d40: bc80 pop {r7}
8000d42: 4770 bx lr
8000d44: e000e100 .word 0xe000e100
08000d48 <__NVIC_SetPriority>:
\param [in] IRQn Interrupt number.
\param [in] priority Priority to set.
\note The priority cannot be set for every processor exception.
*/
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
8000d48: b480 push {r7}
8000d4a: b083 sub sp, #12
8000d4c: af00 add r7, sp, #0
8000d4e: 4603 mov r3, r0
8000d50: 6039 str r1, [r7, #0]
8000d52: 71fb strb r3, [r7, #7]
if ((int32_t)(IRQn) >= 0)
8000d54: f997 3007 ldrsb.w r3, [r7, #7]
8000d58: 2b00 cmp r3, #0
8000d5a: db0a blt.n 8000d72 <__NVIC_SetPriority+0x2a>
{
NVIC->IP[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
8000d5c: 683b ldr r3, [r7, #0]
8000d5e: b2da uxtb r2, r3
8000d60: 490c ldr r1, [pc, #48] @ (8000d94 <__NVIC_SetPriority+0x4c>)
8000d62: f997 3007 ldrsb.w r3, [r7, #7]
8000d66: 0112 lsls r2, r2, #4
8000d68: b2d2 uxtb r2, r2
8000d6a: 440b add r3, r1
8000d6c: f883 2300 strb.w r2, [r3, #768] @ 0x300
}
else
{
SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
}
}
8000d70: e00a b.n 8000d88 <__NVIC_SetPriority+0x40>
SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
8000d72: 683b ldr r3, [r7, #0]
8000d74: b2da uxtb r2, r3
8000d76: 4908 ldr r1, [pc, #32] @ (8000d98 <__NVIC_SetPriority+0x50>)
8000d78: 79fb ldrb r3, [r7, #7]
8000d7a: f003 030f and.w r3, r3, #15
8000d7e: 3b04 subs r3, #4
8000d80: 0112 lsls r2, r2, #4
8000d82: b2d2 uxtb r2, r2
8000d84: 440b add r3, r1
8000d86: 761a strb r2, [r3, #24]
}
8000d88: bf00 nop
8000d8a: 370c adds r7, #12
8000d8c: 46bd mov sp, r7
8000d8e: bc80 pop {r7}
8000d90: 4770 bx lr
8000d92: bf00 nop
8000d94: e000e100 .word 0xe000e100
8000d98: e000ed00 .word 0xe000ed00
08000d9c <NVIC_EncodePriority>:
\param [in] PreemptPriority Preemptive priority value (starting from 0).
\param [in] SubPriority Subpriority value (starting from 0).
\return Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
*/
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
8000d9c: b480 push {r7}
8000d9e: b089 sub sp, #36 @ 0x24
8000da0: af00 add r7, sp, #0
8000da2: 60f8 str r0, [r7, #12]
8000da4: 60b9 str r1, [r7, #8]
8000da6: 607a str r2, [r7, #4]
uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */
8000da8: 68fb ldr r3, [r7, #12]
8000daa: f003 0307 and.w r3, r3, #7
8000dae: 61fb str r3, [r7, #28]
uint32_t PreemptPriorityBits;
uint32_t SubPriorityBits;
PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
8000db0: 69fb ldr r3, [r7, #28]
8000db2: f1c3 0307 rsb r3, r3, #7
8000db6: 2b04 cmp r3, #4
8000db8: bf28 it cs
8000dba: 2304 movcs r3, #4
8000dbc: 61bb str r3, [r7, #24]
SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
8000dbe: 69fb ldr r3, [r7, #28]
8000dc0: 3304 adds r3, #4
8000dc2: 2b06 cmp r3, #6
8000dc4: d902 bls.n 8000dcc <NVIC_EncodePriority+0x30>
8000dc6: 69fb ldr r3, [r7, #28]
8000dc8: 3b03 subs r3, #3
8000dca: e000 b.n 8000dce <NVIC_EncodePriority+0x32>
8000dcc: 2300 movs r3, #0
8000dce: 617b str r3, [r7, #20]
return (
((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
8000dd0: f04f 32ff mov.w r2, #4294967295 @ 0xffffffff
8000dd4: 69bb ldr r3, [r7, #24]
8000dd6: fa02 f303 lsl.w r3, r2, r3
8000dda: 43da mvns r2, r3
8000ddc: 68bb ldr r3, [r7, #8]
8000dde: 401a ands r2, r3
8000de0: 697b ldr r3, [r7, #20]
8000de2: 409a lsls r2, r3
((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL)))
8000de4: f04f 31ff mov.w r1, #4294967295 @ 0xffffffff
8000de8: 697b ldr r3, [r7, #20]
8000dea: fa01 f303 lsl.w r3, r1, r3
8000dee: 43d9 mvns r1, r3
8000df0: 687b ldr r3, [r7, #4]
8000df2: 400b ands r3, r1
((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
8000df4: 4313 orrs r3, r2
);
}
8000df6: 4618 mov r0, r3
8000df8: 3724 adds r7, #36 @ 0x24
8000dfa: 46bd mov sp, r7
8000dfc: bc80 pop {r7}
8000dfe: 4770 bx lr
08000e00 <SysTick_Config>:
\note When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
must contain a vendor-specific implementation of this function.
*/
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
8000e00: b580 push {r7, lr}
8000e02: b082 sub sp, #8
8000e04: af00 add r7, sp, #0
8000e06: 6078 str r0, [r7, #4]
if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
8000e08: 687b ldr r3, [r7, #4]
8000e0a: 3b01 subs r3, #1
8000e0c: f1b3 7f80 cmp.w r3, #16777216 @ 0x1000000
8000e10: d301 bcc.n 8000e16 <SysTick_Config+0x16>
{
return (1UL); /* Reload value impossible */
8000e12: 2301 movs r3, #1
8000e14: e00f b.n 8000e36 <SysTick_Config+0x36>
}
SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */
8000e16: 4a0a ldr r2, [pc, #40] @ (8000e40 <SysTick_Config+0x40>)
8000e18: 687b ldr r3, [r7, #4]
8000e1a: 3b01 subs r3, #1
8000e1c: 6053 str r3, [r2, #4]
NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
8000e1e: 210f movs r1, #15
8000e20: f04f 30ff mov.w r0, #4294967295 @ 0xffffffff
8000e24: f7ff ff90 bl 8000d48 <__NVIC_SetPriority>
SysTick->VAL = 0UL; /* Load the SysTick Counter Value */
8000e28: 4b05 ldr r3, [pc, #20] @ (8000e40 <SysTick_Config+0x40>)
8000e2a: 2200 movs r2, #0
8000e2c: 609a str r2, [r3, #8]
SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
8000e2e: 4b04 ldr r3, [pc, #16] @ (8000e40 <SysTick_Config+0x40>)
8000e30: 2207 movs r2, #7
8000e32: 601a str r2, [r3, #0]
SysTick_CTRL_TICKINT_Msk |
SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */
return (0UL); /* Function successful */
8000e34: 2300 movs r3, #0
}
8000e36: 4618 mov r0, r3
8000e38: 3708 adds r7, #8
8000e3a: 46bd mov sp, r7
8000e3c: bd80 pop {r7, pc}
8000e3e: bf00 nop
8000e40: e000e010 .word 0xe000e010
08000e44 <HAL_NVIC_SetPriorityGrouping>:
* @note When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
* The pending IRQ priority will be managed only by the subpriority.
* @retval None
*/
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
8000e44: b580 push {r7, lr}
8000e46: b082 sub sp, #8
8000e48: af00 add r7, sp, #0
8000e4a: 6078 str r0, [r7, #4]
/* Check the parameters */
assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
/* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
NVIC_SetPriorityGrouping(PriorityGroup);
8000e4c: 6878 ldr r0, [r7, #4]
8000e4e: f7ff ff2d bl 8000cac <__NVIC_SetPriorityGrouping>
}
8000e52: bf00 nop
8000e54: 3708 adds r7, #8
8000e56: 46bd mov sp, r7
8000e58: bd80 pop {r7, pc}
08000e5a <HAL_NVIC_SetPriority>:
* This parameter can be a value between 0 and 15
* A lower priority value indicates a higher priority.
* @retval None
*/
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
8000e5a: b580 push {r7, lr}
8000e5c: b086 sub sp, #24
8000e5e: af00 add r7, sp, #0
8000e60: 4603 mov r3, r0
8000e62: 60b9 str r1, [r7, #8]
8000e64: 607a str r2, [r7, #4]
8000e66: 73fb strb r3, [r7, #15]
uint32_t prioritygroup = 0x00;
8000e68: 2300 movs r3, #0
8000e6a: 617b str r3, [r7, #20]
/* Check the parameters */
assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
prioritygroup = NVIC_GetPriorityGrouping();
8000e6c: f7ff ff42 bl 8000cf4 <__NVIC_GetPriorityGrouping>
8000e70: 6178 str r0, [r7, #20]
NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
8000e72: 687a ldr r2, [r7, #4]
8000e74: 68b9 ldr r1, [r7, #8]
8000e76: 6978 ldr r0, [r7, #20]
8000e78: f7ff ff90 bl 8000d9c <NVIC_EncodePriority>
8000e7c: 4602 mov r2, r0
8000e7e: f997 300f ldrsb.w r3, [r7, #15]
8000e82: 4611 mov r1, r2
8000e84: 4618 mov r0, r3
8000e86: f7ff ff5f bl 8000d48 <__NVIC_SetPriority>
}
8000e8a: bf00 nop
8000e8c: 3718 adds r7, #24
8000e8e: 46bd mov sp, r7
8000e90: bd80 pop {r7, pc}
08000e92 <HAL_NVIC_EnableIRQ>:
* This parameter can be an enumerator of IRQn_Type enumeration
* (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l1xx.h))
* @retval None
*/
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
8000e92: b580 push {r7, lr}
8000e94: b082 sub sp, #8
8000e96: af00 add r7, sp, #0
8000e98: 4603 mov r3, r0
8000e9a: 71fb strb r3, [r7, #7]
/* Check the parameters */
assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
/* Enable interrupt */
NVIC_EnableIRQ(IRQn);
8000e9c: f997 3007 ldrsb.w r3, [r7, #7]
8000ea0: 4618 mov r0, r3
8000ea2: f7ff ff35 bl 8000d10 <__NVIC_EnableIRQ>
}
8000ea6: bf00 nop
8000ea8: 3708 adds r7, #8
8000eaa: 46bd mov sp, r7
8000eac: bd80 pop {r7, pc}
08000eae <HAL_SYSTICK_Config>:
* @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
* @retval status: - 0 Function succeeded.
* - 1 Function failed.
*/
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
8000eae: b580 push {r7, lr}
8000eb0: b082 sub sp, #8
8000eb2: af00 add r7, sp, #0
8000eb4: 6078 str r0, [r7, #4]
return SysTick_Config(TicksNumb);
8000eb6: 6878 ldr r0, [r7, #4]
8000eb8: f7ff ffa2 bl 8000e00 <SysTick_Config>
8000ebc: 4603 mov r3, r0
}
8000ebe: 4618 mov r0, r3
8000ec0: 3708 adds r7, #8
8000ec2: 46bd mov sp, r7
8000ec4: bd80 pop {r7, pc}
...
08000ec8 <HAL_GPIO_Init>:
* @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
* the configuration information for the specified GPIO peripheral.
* @retval None
*/
void HAL_GPIO_Init(GPIO_TypeDef *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
8000ec8: b480 push {r7}
8000eca: b087 sub sp, #28
8000ecc: af00 add r7, sp, #0
8000ece: 6078 str r0, [r7, #4]
8000ed0: 6039 str r1, [r7, #0]
uint32_t position = 0x00;
8000ed2: 2300 movs r3, #0
8000ed4: 617b str r3, [r7, #20]
uint32_t iocurrent = 0x00;
8000ed6: 2300 movs r3, #0
8000ed8: 60fb str r3, [r7, #12]
uint32_t temp = 0x00;
8000eda: 2300 movs r3, #0
8000edc: 613b str r3, [r7, #16]
assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
/* Configure the port pins */
while (((GPIO_Init->Pin) >> position) != 0)
8000ede: e160 b.n 80011a2 <HAL_GPIO_Init+0x2da>
{
/* Get current io position */
iocurrent = (GPIO_Init->Pin) & (1U << position);
8000ee0: 683b ldr r3, [r7, #0]
8000ee2: 681a ldr r2, [r3, #0]
8000ee4: 2101 movs r1, #1
8000ee6: 697b ldr r3, [r7, #20]
8000ee8: fa01 f303 lsl.w r3, r1, r3
8000eec: 4013 ands r3, r2
8000eee: 60fb str r3, [r7, #12]
if (iocurrent)
8000ef0: 68fb ldr r3, [r7, #12]
8000ef2: 2b00 cmp r3, #0
8000ef4: f000 8152 beq.w 800119c <HAL_GPIO_Init+0x2d4>
{
/*--------------------- GPIO Mode Configuration ------------------------*/
/* In case of Output or Alternate function mode selection */
if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
8000ef8: 683b ldr r3, [r7, #0]
8000efa: 685b ldr r3, [r3, #4]
8000efc: f003 0303 and.w r3, r3, #3
8000f00: 2b01 cmp r3, #1
8000f02: d005 beq.n 8000f10 <HAL_GPIO_Init+0x48>
((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
8000f04: 683b ldr r3, [r7, #0]
8000f06: 685b ldr r3, [r3, #4]
8000f08: f003 0303 and.w r3, r3, #3
if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
8000f0c: 2b02 cmp r3, #2
8000f0e: d130 bne.n 8000f72 <HAL_GPIO_Init+0xaa>
{
/* Check the Speed parameter */
assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
/* Configure the IO Speed */
temp = GPIOx->OSPEEDR;
8000f10: 687b ldr r3, [r7, #4]
8000f12: 689b ldr r3, [r3, #8]
8000f14: 613b str r3, [r7, #16]
CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
8000f16: 697b ldr r3, [r7, #20]
8000f18: 005b lsls r3, r3, #1
8000f1a: 2203 movs r2, #3
8000f1c: fa02 f303 lsl.w r3, r2, r3
8000f20: 43db mvns r3, r3
8000f22: 693a ldr r2, [r7, #16]
8000f24: 4013 ands r3, r2
8000f26: 613b str r3, [r7, #16]
SET_BIT(temp, GPIO_Init->Speed << (position * 2));
8000f28: 683b ldr r3, [r7, #0]
8000f2a: 68da ldr r2, [r3, #12]
8000f2c: 697b ldr r3, [r7, #20]
8000f2e: 005b lsls r3, r3, #1
8000f30: fa02 f303 lsl.w r3, r2, r3
8000f34: 693a ldr r2, [r7, #16]
8000f36: 4313 orrs r3, r2
8000f38: 613b str r3, [r7, #16]
GPIOx->OSPEEDR = temp;
8000f3a: 687b ldr r3, [r7, #4]
8000f3c: 693a ldr r2, [r7, #16]
8000f3e: 609a str r2, [r3, #8]
/* Configure the IO Output Type */
temp = GPIOx->OTYPER;
8000f40: 687b ldr r3, [r7, #4]
8000f42: 685b ldr r3, [r3, #4]
8000f44: 613b str r3, [r7, #16]
CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
8000f46: 2201 movs r2, #1
8000f48: 697b ldr r3, [r7, #20]
8000f4a: fa02 f303 lsl.w r3, r2, r3
8000f4e: 43db mvns r3, r3
8000f50: 693a ldr r2, [r7, #16]
8000f52: 4013 ands r3, r2
8000f54: 613b str r3, [r7, #16]
SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
8000f56: 683b ldr r3, [r7, #0]
8000f58: 685b ldr r3, [r3, #4]
8000f5a: 091b lsrs r3, r3, #4
8000f5c: f003 0201 and.w r2, r3, #1
8000f60: 697b ldr r3, [r7, #20]
8000f62: fa02 f303 lsl.w r3, r2, r3
8000f66: 693a ldr r2, [r7, #16]
8000f68: 4313 orrs r3, r2
8000f6a: 613b str r3, [r7, #16]
GPIOx->OTYPER = temp;
8000f6c: 687b ldr r3, [r7, #4]
8000f6e: 693a ldr r2, [r7, #16]
8000f70: 605a str r2, [r3, #4]
}
if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
8000f72: 683b ldr r3, [r7, #0]
8000f74: 685b ldr r3, [r3, #4]
8000f76: f003 0303 and.w r3, r3, #3
8000f7a: 2b03 cmp r3, #3
8000f7c: d017 beq.n 8000fae <HAL_GPIO_Init+0xe6>
{
/* Check the Pull parameter */
assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
/* Activate the Pull-up or Pull down resistor for the current IO */
temp = GPIOx->PUPDR;
8000f7e: 687b ldr r3, [r7, #4]
8000f80: 68db ldr r3, [r3, #12]
8000f82: 613b str r3, [r7, #16]
CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
8000f84: 697b ldr r3, [r7, #20]
8000f86: 005b lsls r3, r3, #1
8000f88: 2203 movs r2, #3
8000f8a: fa02 f303 lsl.w r3, r2, r3
8000f8e: 43db mvns r3, r3
8000f90: 693a ldr r2, [r7, #16]
8000f92: 4013 ands r3, r2
8000f94: 613b str r3, [r7, #16]
SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
8000f96: 683b ldr r3, [r7, #0]
8000f98: 689a ldr r2, [r3, #8]
8000f9a: 697b ldr r3, [r7, #20]
8000f9c: 005b lsls r3, r3, #1
8000f9e: fa02 f303 lsl.w r3, r2, r3
8000fa2: 693a ldr r2, [r7, #16]
8000fa4: 4313 orrs r3, r2
8000fa6: 613b str r3, [r7, #16]
GPIOx->PUPDR = temp;
8000fa8: 687b ldr r3, [r7, #4]
8000faa: 693a ldr r2, [r7, #16]
8000fac: 60da str r2, [r3, #12]
}
/* In case of Alternate function mode selection */
if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
8000fae: 683b ldr r3, [r7, #0]
8000fb0: 685b ldr r3, [r3, #4]
8000fb2: f003 0303 and.w r3, r3, #3
8000fb6: 2b02 cmp r3, #2
8000fb8: d123 bne.n 8001002 <HAL_GPIO_Init+0x13a>
assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
/* Configure Alternate function mapped with the current IO */
/* Identify AFRL or AFRH register based on IO position*/
temp = GPIOx->AFR[position >> 3];
8000fba: 697b ldr r3, [r7, #20]
8000fbc: 08da lsrs r2, r3, #3
8000fbe: 687b ldr r3, [r7, #4]
8000fc0: 3208 adds r2, #8
8000fc2: f853 3022 ldr.w r3, [r3, r2, lsl #2]
8000fc6: 613b str r3, [r7, #16]
CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
8000fc8: 697b ldr r3, [r7, #20]
8000fca: f003 0307 and.w r3, r3, #7
8000fce: 009b lsls r3, r3, #2
8000fd0: 220f movs r2, #15
8000fd2: fa02 f303 lsl.w r3, r2, r3
8000fd6: 43db mvns r3, r3
8000fd8: 693a ldr r2, [r7, #16]
8000fda: 4013 ands r3, r2
8000fdc: 613b str r3, [r7, #16]
SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
8000fde: 683b ldr r3, [r7, #0]
8000fe0: 691a ldr r2, [r3, #16]
8000fe2: 697b ldr r3, [r7, #20]
8000fe4: f003 0307 and.w r3, r3, #7
8000fe8: 009b lsls r3, r3, #2
8000fea: fa02 f303 lsl.w r3, r2, r3
8000fee: 693a ldr r2, [r7, #16]
8000ff0: 4313 orrs r3, r2
8000ff2: 613b str r3, [r7, #16]
GPIOx->AFR[position >> 3] = temp;
8000ff4: 697b ldr r3, [r7, #20]
8000ff6: 08da lsrs r2, r3, #3
8000ff8: 687b ldr r3, [r7, #4]
8000ffa: 3208 adds r2, #8
8000ffc: 6939 ldr r1, [r7, #16]
8000ffe: f843 1022 str.w r1, [r3, r2, lsl #2]
}
/* Configure IO Direction mode (Input, Output, Alternate or Analog) */
temp = GPIOx->MODER;
8001002: 687b ldr r3, [r7, #4]
8001004: 681b ldr r3, [r3, #0]
8001006: 613b str r3, [r7, #16]
CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
8001008: 697b ldr r3, [r7, #20]
800100a: 005b lsls r3, r3, #1
800100c: 2203 movs r2, #3
800100e: fa02 f303 lsl.w r3, r2, r3
8001012: 43db mvns r3, r3
8001014: 693a ldr r2, [r7, #16]
8001016: 4013 ands r3, r2
8001018: 613b str r3, [r7, #16]
SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
800101a: 683b ldr r3, [r7, #0]
800101c: 685b ldr r3, [r3, #4]
800101e: f003 0203 and.w r2, r3, #3
8001022: 697b ldr r3, [r7, #20]
8001024: 005b lsls r3, r3, #1
8001026: fa02 f303 lsl.w r3, r2, r3
800102a: 693a ldr r2, [r7, #16]
800102c: 4313 orrs r3, r2
800102e: 613b str r3, [r7, #16]
GPIOx->MODER = temp;
8001030: 687b ldr r3, [r7, #4]
8001032: 693a ldr r2, [r7, #16]
8001034: 601a str r2, [r3, #0]
/*--------------------- EXTI Mode Configuration ------------------------*/
/* Configure the External Interrupt or event for the current IO */
if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
8001036: 683b ldr r3, [r7, #0]
8001038: 685b ldr r3, [r3, #4]
800103a: f403 3340 and.w r3, r3, #196608 @ 0x30000
800103e: 2b00 cmp r3, #0
8001040: f000 80ac beq.w 800119c <HAL_GPIO_Init+0x2d4>
{
/* Enable SYSCFG Clock */
__HAL_RCC_SYSCFG_CLK_ENABLE();
8001044: 4b5e ldr r3, [pc, #376] @ (80011c0 <HAL_GPIO_Init+0x2f8>)
8001046: 6a1b ldr r3, [r3, #32]
8001048: 4a5d ldr r2, [pc, #372] @ (80011c0 <HAL_GPIO_Init+0x2f8>)
800104a: f043 0301 orr.w r3, r3, #1
800104e: 6213 str r3, [r2, #32]
8001050: 4b5b ldr r3, [pc, #364] @ (80011c0 <HAL_GPIO_Init+0x2f8>)
8001052: 6a1b ldr r3, [r3, #32]
8001054: f003 0301 and.w r3, r3, #1
8001058: 60bb str r3, [r7, #8]
800105a: 68bb ldr r3, [r7, #8]
temp = SYSCFG->EXTICR[position >> 2];
800105c: 4a59 ldr r2, [pc, #356] @ (80011c4 <HAL_GPIO_Init+0x2fc>)
800105e: 697b ldr r3, [r7, #20]
8001060: 089b lsrs r3, r3, #2
8001062: 3302 adds r3, #2
8001064: f852 3023 ldr.w r3, [r2, r3, lsl #2]
8001068: 613b str r3, [r7, #16]
CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
800106a: 697b ldr r3, [r7, #20]
800106c: f003 0303 and.w r3, r3, #3
8001070: 009b lsls r3, r3, #2
8001072: 220f movs r2, #15
8001074: fa02 f303 lsl.w r3, r2, r3
8001078: 43db mvns r3, r3
800107a: 693a ldr r2, [r7, #16]
800107c: 4013 ands r3, r2
800107e: 613b str r3, [r7, #16]
SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
8001080: 687b ldr r3, [r7, #4]
8001082: 4a51 ldr r2, [pc, #324] @ (80011c8 <HAL_GPIO_Init+0x300>)
8001084: 4293 cmp r3, r2
8001086: d025 beq.n 80010d4 <HAL_GPIO_Init+0x20c>
8001088: 687b ldr r3, [r7, #4]
800108a: 4a50 ldr r2, [pc, #320] @ (80011cc <HAL_GPIO_Init+0x304>)
800108c: 4293 cmp r3, r2
800108e: d01f beq.n 80010d0 <HAL_GPIO_Init+0x208>
8001090: 687b ldr r3, [r7, #4]
8001092: 4a4f ldr r2, [pc, #316] @ (80011d0 <HAL_GPIO_Init+0x308>)
8001094: 4293 cmp r3, r2
8001096: d019 beq.n 80010cc <HAL_GPIO_Init+0x204>
8001098: 687b ldr r3, [r7, #4]
800109a: 4a4e ldr r2, [pc, #312] @ (80011d4 <HAL_GPIO_Init+0x30c>)
800109c: 4293 cmp r3, r2
800109e: d013 beq.n 80010c8 <HAL_GPIO_Init+0x200>
80010a0: 687b ldr r3, [r7, #4]
80010a2: 4a4d ldr r2, [pc, #308] @ (80011d8 <HAL_GPIO_Init+0x310>)
80010a4: 4293 cmp r3, r2
80010a6: d00d beq.n 80010c4 <HAL_GPIO_Init+0x1fc>
80010a8: 687b ldr r3, [r7, #4]
80010aa: 4a4c ldr r2, [pc, #304] @ (80011dc <HAL_GPIO_Init+0x314>)
80010ac: 4293 cmp r3, r2
80010ae: d007 beq.n 80010c0 <HAL_GPIO_Init+0x1f8>
80010b0: 687b ldr r3, [r7, #4]
80010b2: 4a4b ldr r2, [pc, #300] @ (80011e0 <HAL_GPIO_Init+0x318>)
80010b4: 4293 cmp r3, r2
80010b6: d101 bne.n 80010bc <HAL_GPIO_Init+0x1f4>
80010b8: 2306 movs r3, #6
80010ba: e00c b.n 80010d6 <HAL_GPIO_Init+0x20e>
80010bc: 2307 movs r3, #7
80010be: e00a b.n 80010d6 <HAL_GPIO_Init+0x20e>
80010c0: 2305 movs r3, #5
80010c2: e008 b.n 80010d6 <HAL_GPIO_Init+0x20e>
80010c4: 2304 movs r3, #4
80010c6: e006 b.n 80010d6 <HAL_GPIO_Init+0x20e>
80010c8: 2303 movs r3, #3
80010ca: e004 b.n 80010d6 <HAL_GPIO_Init+0x20e>
80010cc: 2302 movs r3, #2
80010ce: e002 b.n 80010d6 <HAL_GPIO_Init+0x20e>
80010d0: 2301 movs r3, #1
80010d2: e000 b.n 80010d6 <HAL_GPIO_Init+0x20e>
80010d4: 2300 movs r3, #0
80010d6: 697a ldr r2, [r7, #20]
80010d8: f002 0203 and.w r2, r2, #3
80010dc: 0092 lsls r2, r2, #2
80010de: 4093 lsls r3, r2
80010e0: 693a ldr r2, [r7, #16]
80010e2: 4313 orrs r3, r2
80010e4: 613b str r3, [r7, #16]
SYSCFG->EXTICR[position >> 2] = temp;
80010e6: 4937 ldr r1, [pc, #220] @ (80011c4 <HAL_GPIO_Init+0x2fc>)
80010e8: 697b ldr r3, [r7, #20]
80010ea: 089b lsrs r3, r3, #2
80010ec: 3302 adds r3, #2
80010ee: 693a ldr r2, [r7, #16]
80010f0: f841 2023 str.w r2, [r1, r3, lsl #2]
/* Clear Rising Falling edge configuration */
temp = EXTI->RTSR;
80010f4: 4b3b ldr r3, [pc, #236] @ (80011e4 <HAL_GPIO_Init+0x31c>)
80010f6: 689b ldr r3, [r3, #8]
80010f8: 613b str r3, [r7, #16]
CLEAR_BIT(temp, (uint32_t)iocurrent);
80010fa: 68fb ldr r3, [r7, #12]
80010fc: 43db mvns r3, r3
80010fe: 693a ldr r2, [r7, #16]
8001100: 4013 ands r3, r2
8001102: 613b str r3, [r7, #16]
if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
8001104: 683b ldr r3, [r7, #0]
8001106: 685b ldr r3, [r3, #4]
8001108: f403 1380 and.w r3, r3, #1048576 @ 0x100000
800110c: 2b00 cmp r3, #0
800110e: d003 beq.n 8001118 <HAL_GPIO_Init+0x250>
{
SET_BIT(temp, iocurrent);
8001110: 693a ldr r2, [r7, #16]
8001112: 68fb ldr r3, [r7, #12]
8001114: 4313 orrs r3, r2
8001116: 613b str r3, [r7, #16]
}
EXTI->RTSR = temp;
8001118: 4a32 ldr r2, [pc, #200] @ (80011e4 <HAL_GPIO_Init+0x31c>)
800111a: 693b ldr r3, [r7, #16]
800111c: 6093 str r3, [r2, #8]
temp = EXTI->FTSR;
800111e: 4b31 ldr r3, [pc, #196] @ (80011e4 <HAL_GPIO_Init+0x31c>)
8001120: 68db ldr r3, [r3, #12]
8001122: 613b str r3, [r7, #16]
CLEAR_BIT(temp, (uint32_t)iocurrent);
8001124: 68fb ldr r3, [r7, #12]
8001126: 43db mvns r3, r3
8001128: 693a ldr r2, [r7, #16]
800112a: 4013 ands r3, r2
800112c: 613b str r3, [r7, #16]
if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
800112e: 683b ldr r3, [r7, #0]
8001130: 685b ldr r3, [r3, #4]
8001132: f403 1300 and.w r3, r3, #2097152 @ 0x200000
8001136: 2b00 cmp r3, #0
8001138: d003 beq.n 8001142 <HAL_GPIO_Init+0x27a>
{
SET_BIT(temp, iocurrent);
800113a: 693a ldr r2, [r7, #16]
800113c: 68fb ldr r3, [r7, #12]
800113e: 4313 orrs r3, r2
8001140: 613b str r3, [r7, #16]
}
EXTI->FTSR = temp;
8001142: 4a28 ldr r2, [pc, #160] @ (80011e4 <HAL_GPIO_Init+0x31c>)
8001144: 693b ldr r3, [r7, #16]
8001146: 60d3 str r3, [r2, #12]
temp = EXTI->EMR;
8001148: 4b26 ldr r3, [pc, #152] @ (80011e4 <HAL_GPIO_Init+0x31c>)
800114a: 685b ldr r3, [r3, #4]
800114c: 613b str r3, [r7, #16]
CLEAR_BIT(temp, (uint32_t)iocurrent);
800114e: 68fb ldr r3, [r7, #12]
8001150: 43db mvns r3, r3
8001152: 693a ldr r2, [r7, #16]
8001154: 4013 ands r3, r2
8001156: 613b str r3, [r7, #16]
if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
8001158: 683b ldr r3, [r7, #0]
800115a: 685b ldr r3, [r3, #4]
800115c: f403 3300 and.w r3, r3, #131072 @ 0x20000
8001160: 2b00 cmp r3, #0
8001162: d003 beq.n 800116c <HAL_GPIO_Init+0x2a4>
{
SET_BIT(temp, iocurrent);
8001164: 693a ldr r2, [r7, #16]
8001166: 68fb ldr r3, [r7, #12]
8001168: 4313 orrs r3, r2
800116a: 613b str r3, [r7, #16]
}
EXTI->EMR = temp;
800116c: 4a1d ldr r2, [pc, #116] @ (80011e4 <HAL_GPIO_Init+0x31c>)
800116e: 693b ldr r3, [r7, #16]
8001170: 6053 str r3, [r2, #4]
/* Clear EXTI line configuration */
temp = EXTI->IMR;
8001172: 4b1c ldr r3, [pc, #112] @ (80011e4 <HAL_GPIO_Init+0x31c>)
8001174: 681b ldr r3, [r3, #0]
8001176: 613b str r3, [r7, #16]
CLEAR_BIT(temp, (uint32_t)iocurrent);
8001178: 68fb ldr r3, [r7, #12]
800117a: 43db mvns r3, r3
800117c: 693a ldr r2, [r7, #16]
800117e: 4013 ands r3, r2
8001180: 613b str r3, [r7, #16]
if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
8001182: 683b ldr r3, [r7, #0]
8001184: 685b ldr r3, [r3, #4]
8001186: f403 3380 and.w r3, r3, #65536 @ 0x10000
800118a: 2b00 cmp r3, #0
800118c: d003 beq.n 8001196 <HAL_GPIO_Init+0x2ce>
{
SET_BIT(temp, iocurrent);
800118e: 693a ldr r2, [r7, #16]
8001190: 68fb ldr r3, [r7, #12]
8001192: 4313 orrs r3, r2
8001194: 613b str r3, [r7, #16]
}
EXTI->IMR = temp;
8001196: 4a13 ldr r2, [pc, #76] @ (80011e4 <HAL_GPIO_Init+0x31c>)
8001198: 693b ldr r3, [r7, #16]
800119a: 6013 str r3, [r2, #0]
}
}
position++;
800119c: 697b ldr r3, [r7, #20]
800119e: 3301 adds r3, #1
80011a0: 617b str r3, [r7, #20]
while (((GPIO_Init->Pin) >> position) != 0)
80011a2: 683b ldr r3, [r7, #0]
80011a4: 681a ldr r2, [r3, #0]
80011a6: 697b ldr r3, [r7, #20]
80011a8: fa22 f303 lsr.w r3, r2, r3
80011ac: 2b00 cmp r3, #0
80011ae: f47f ae97 bne.w 8000ee0 <HAL_GPIO_Init+0x18>
}
}
80011b2: bf00 nop
80011b4: bf00 nop
80011b6: 371c adds r7, #28
80011b8: 46bd mov sp, r7
80011ba: bc80 pop {r7}
80011bc: 4770 bx lr
80011be: bf00 nop
80011c0: 40023800 .word 0x40023800
80011c4: 40010000 .word 0x40010000
80011c8: 40020000 .word 0x40020000
80011cc: 40020400 .word 0x40020400
80011d0: 40020800 .word 0x40020800
80011d4: 40020c00 .word 0x40020c00
80011d8: 40021000 .word 0x40021000
80011dc: 40021400 .word 0x40021400
80011e0: 40021800 .word 0x40021800
80011e4: 40010400 .word 0x40010400
080011e8 <HAL_GPIO_WritePin>:
* @arg GPIO_PIN_RESET: to clear the port pin
* @arg GPIO_PIN_SET: to set the port pin
* @retval None
*/
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
80011e8: b480 push {r7}
80011ea: b083 sub sp, #12
80011ec: af00 add r7, sp, #0
80011ee: 6078 str r0, [r7, #4]
80011f0: 460b mov r3, r1
80011f2: 807b strh r3, [r7, #2]
80011f4: 4613 mov r3, r2
80011f6: 707b strb r3, [r7, #1]
/* Check the parameters */
assert_param(IS_GPIO_PIN(GPIO_Pin));
assert_param(IS_GPIO_PIN_ACTION(PinState));
if (PinState != GPIO_PIN_RESET)
80011f8: 787b ldrb r3, [r7, #1]
80011fa: 2b00 cmp r3, #0
80011fc: d003 beq.n 8001206 <HAL_GPIO_WritePin+0x1e>
{
GPIOx->BSRR = (uint32_t)GPIO_Pin;
80011fe: 887a ldrh r2, [r7, #2]
8001200: 687b ldr r3, [r7, #4]
8001202: 619a str r2, [r3, #24]
}
else
{
GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
}
}
8001204: e003 b.n 800120e <HAL_GPIO_WritePin+0x26>
GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
8001206: 887b ldrh r3, [r7, #2]
8001208: 041a lsls r2, r3, #16
800120a: 687b ldr r3, [r7, #4]
800120c: 619a str r2, [r3, #24]
}
800120e: bf00 nop
8001210: 370c adds r7, #12
8001212: 46bd mov sp, r7
8001214: bc80 pop {r7}
8001216: 4770 bx lr
08001218 <HAL_GPIO_EXTI_IRQHandler>:
* @brief This function handles EXTI interrupt request.
* @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
* @retval None
*/
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
8001218: b580 push {r7, lr}
800121a: b082 sub sp, #8
800121c: af00 add r7, sp, #0
800121e: 4603 mov r3, r0
8001220: 80fb strh r3, [r7, #6]
/* EXTI line interrupt detected */
if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
8001222: 4b08 ldr r3, [pc, #32] @ (8001244 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
8001224: 695a ldr r2, [r3, #20]
8001226: 88fb ldrh r3, [r7, #6]
8001228: 4013 ands r3, r2
800122a: 2b00 cmp r3, #0
800122c: d006 beq.n 800123c <HAL_GPIO_EXTI_IRQHandler+0x24>
{
__HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
800122e: 4a05 ldr r2, [pc, #20] @ (8001244 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
8001230: 88fb ldrh r3, [r7, #6]
8001232: 6153 str r3, [r2, #20]
HAL_GPIO_EXTI_Callback(GPIO_Pin);
8001234: 88fb ldrh r3, [r7, #6]
8001236: 4618 mov r0, r3
8001238: f000 f806 bl 8001248 <HAL_GPIO_EXTI_Callback>
}
}
800123c: bf00 nop
800123e: 3708 adds r7, #8
8001240: 46bd mov sp, r7
8001242: bd80 pop {r7, pc}
8001244: 40010400 .word 0x40010400
08001248 <HAL_GPIO_EXTI_Callback>:
* @brief EXTI line detection callbacks.
* @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
* @retval None
*/
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
8001248: b480 push {r7}
800124a: b083 sub sp, #12
800124c: af00 add r7, sp, #0
800124e: 4603 mov r3, r0
8001250: 80fb strh r3, [r7, #6]
UNUSED(GPIO_Pin);
/* NOTE : This function Should not be modified, when the callback is needed,
the HAL_GPIO_EXTI_Callback could be implemented in the user file
*/
}
8001252: bf00 nop
8001254: 370c adds r7, #12
8001256: 46bd mov sp, r7
8001258: bc80 pop {r7}
800125a: 4770 bx lr
0800125c <HAL_RCC_OscConfig>:
* supported by this macro. User should request a transition to HSE Off
* first and then HSE On or HSE Bypass.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef *RCC_OscInitStruct)
{
800125c: b580 push {r7, lr}
800125e: b088 sub sp, #32
8001260: af00 add r7, sp, #0
8001262: 6078 str r0, [r7, #4]
uint32_t tickstart;
HAL_StatusTypeDef status;
uint32_t sysclk_source, pll_config;
/* Check the parameters */
if(RCC_OscInitStruct == NULL)
8001264: 687b ldr r3, [r7, #4]
8001266: 2b00 cmp r3, #0
8001268: d101 bne.n 800126e <HAL_RCC_OscConfig+0x12>
{
return HAL_ERROR;
800126a: 2301 movs r3, #1
800126c: e31d b.n 80018aa <HAL_RCC_OscConfig+0x64e>
}
assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
800126e: 4b94 ldr r3, [pc, #592] @ (80014c0 <HAL_RCC_OscConfig+0x264>)
8001270: 689b ldr r3, [r3, #8]
8001272: f003 030c and.w r3, r3, #12
8001276: 61bb str r3, [r7, #24]
pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
8001278: 4b91 ldr r3, [pc, #580] @ (80014c0 <HAL_RCC_OscConfig+0x264>)
800127a: 689b ldr r3, [r3, #8]
800127c: f403 3380 and.w r3, r3, #65536 @ 0x10000
8001280: 617b str r3, [r7, #20]
/*------------------------------- HSE Configuration ------------------------*/
if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
8001282: 687b ldr r3, [r7, #4]
8001284: 681b ldr r3, [r3, #0]
8001286: f003 0301 and.w r3, r3, #1
800128a: 2b00 cmp r3, #0
800128c: d07b beq.n 8001386 <HAL_RCC_OscConfig+0x12a>
{
/* Check the parameters */
assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
/* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
800128e: 69bb ldr r3, [r7, #24]
8001290: 2b08 cmp r3, #8
8001292: d006 beq.n 80012a2 <HAL_RCC_OscConfig+0x46>
|| ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
8001294: 69bb ldr r3, [r7, #24]
8001296: 2b0c cmp r3, #12
8001298: d10f bne.n 80012ba <HAL_RCC_OscConfig+0x5e>
800129a: 697b ldr r3, [r7, #20]
800129c: f5b3 3f80 cmp.w r3, #65536 @ 0x10000
80012a0: d10b bne.n 80012ba <HAL_RCC_OscConfig+0x5e>
{
if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
80012a2: 4b87 ldr r3, [pc, #540] @ (80014c0 <HAL_RCC_OscConfig+0x264>)
80012a4: 681b ldr r3, [r3, #0]
80012a6: f403 3300 and.w r3, r3, #131072 @ 0x20000
80012aa: 2b00 cmp r3, #0
80012ac: d06a beq.n 8001384 <HAL_RCC_OscConfig+0x128>
80012ae: 687b ldr r3, [r7, #4]
80012b0: 685b ldr r3, [r3, #4]
80012b2: 2b00 cmp r3, #0
80012b4: d166 bne.n 8001384 <HAL_RCC_OscConfig+0x128>
{
return HAL_ERROR;
80012b6: 2301 movs r3, #1
80012b8: e2f7 b.n 80018aa <HAL_RCC_OscConfig+0x64e>
}
}
else
{
/* Set the new HSE configuration ---------------------------------------*/
__HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
80012ba: 687b ldr r3, [r7, #4]
80012bc: 685b ldr r3, [r3, #4]
80012be: 2b01 cmp r3, #1
80012c0: d106 bne.n 80012d0 <HAL_RCC_OscConfig+0x74>
80012c2: 4b7f ldr r3, [pc, #508] @ (80014c0 <HAL_RCC_OscConfig+0x264>)
80012c4: 681b ldr r3, [r3, #0]
80012c6: 4a7e ldr r2, [pc, #504] @ (80014c0 <HAL_RCC_OscConfig+0x264>)
80012c8: f443 3380 orr.w r3, r3, #65536 @ 0x10000
80012cc: 6013 str r3, [r2, #0]
80012ce: e02d b.n 800132c <HAL_RCC_OscConfig+0xd0>
80012d0: 687b ldr r3, [r7, #4]
80012d2: 685b ldr r3, [r3, #4]
80012d4: 2b00 cmp r3, #0
80012d6: d10c bne.n 80012f2 <HAL_RCC_OscConfig+0x96>
80012d8: 4b79 ldr r3, [pc, #484] @ (80014c0 <HAL_RCC_OscConfig+0x264>)
80012da: 681b ldr r3, [r3, #0]
80012dc: 4a78 ldr r2, [pc, #480] @ (80014c0 <HAL_RCC_OscConfig+0x264>)
80012de: f423 3380 bic.w r3, r3, #65536 @ 0x10000
80012e2: 6013 str r3, [r2, #0]
80012e4: 4b76 ldr r3, [pc, #472] @ (80014c0 <HAL_RCC_OscConfig+0x264>)
80012e6: 681b ldr r3, [r3, #0]
80012e8: 4a75 ldr r2, [pc, #468] @ (80014c0 <HAL_RCC_OscConfig+0x264>)
80012ea: f423 2380 bic.w r3, r3, #262144 @ 0x40000
80012ee: 6013 str r3, [r2, #0]
80012f0: e01c b.n 800132c <HAL_RCC_OscConfig+0xd0>
80012f2: 687b ldr r3, [r7, #4]
80012f4: 685b ldr r3, [r3, #4]
80012f6: 2b05 cmp r3, #5
80012f8: d10c bne.n 8001314 <HAL_RCC_OscConfig+0xb8>
80012fa: 4b71 ldr r3, [pc, #452] @ (80014c0 <HAL_RCC_OscConfig+0x264>)
80012fc: 681b ldr r3, [r3, #0]
80012fe: 4a70 ldr r2, [pc, #448] @ (80014c0 <HAL_RCC_OscConfig+0x264>)
8001300: f443 2380 orr.w r3, r3, #262144 @ 0x40000
8001304: 6013 str r3, [r2, #0]
8001306: 4b6e ldr r3, [pc, #440] @ (80014c0 <HAL_RCC_OscConfig+0x264>)
8001308: 681b ldr r3, [r3, #0]
800130a: 4a6d ldr r2, [pc, #436] @ (80014c0 <HAL_RCC_OscConfig+0x264>)
800130c: f443 3380 orr.w r3, r3, #65536 @ 0x10000
8001310: 6013 str r3, [r2, #0]
8001312: e00b b.n 800132c <HAL_RCC_OscConfig+0xd0>
8001314: 4b6a ldr r3, [pc, #424] @ (80014c0 <HAL_RCC_OscConfig+0x264>)
8001316: 681b ldr r3, [r3, #0]
8001318: 4a69 ldr r2, [pc, #420] @ (80014c0 <HAL_RCC_OscConfig+0x264>)
800131a: f423 3380 bic.w r3, r3, #65536 @ 0x10000
800131e: 6013 str r3, [r2, #0]
8001320: 4b67 ldr r3, [pc, #412] @ (80014c0 <HAL_RCC_OscConfig+0x264>)
8001322: 681b ldr r3, [r3, #0]
8001324: 4a66 ldr r2, [pc, #408] @ (80014c0 <HAL_RCC_OscConfig+0x264>)
8001326: f423 2380 bic.w r3, r3, #262144 @ 0x40000
800132a: 6013 str r3, [r2, #0]
/* Check the HSE State */
if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
800132c: 687b ldr r3, [r7, #4]
800132e: 685b ldr r3, [r3, #4]
8001330: 2b00 cmp r3, #0
8001332: d013 beq.n 800135c <HAL_RCC_OscConfig+0x100>
{
/* Get Start Tick */
tickstart = HAL_GetTick();
8001334: f7ff fcb0 bl 8000c98 <HAL_GetTick>
8001338: 6138 str r0, [r7, #16]
/* Wait till HSE is ready */
while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
800133a: e008 b.n 800134e <HAL_RCC_OscConfig+0xf2>
{
if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
800133c: f7ff fcac bl 8000c98 <HAL_GetTick>
8001340: 4602 mov r2, r0
8001342: 693b ldr r3, [r7, #16]
8001344: 1ad3 subs r3, r2, r3
8001346: 2b64 cmp r3, #100 @ 0x64
8001348: d901 bls.n 800134e <HAL_RCC_OscConfig+0xf2>
{
return HAL_TIMEOUT;
800134a: 2303 movs r3, #3
800134c: e2ad b.n 80018aa <HAL_RCC_OscConfig+0x64e>
while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
800134e: 4b5c ldr r3, [pc, #368] @ (80014c0 <HAL_RCC_OscConfig+0x264>)
8001350: 681b ldr r3, [r3, #0]
8001352: f403 3300 and.w r3, r3, #131072 @ 0x20000
8001356: 2b00 cmp r3, #0
8001358: d0f0 beq.n 800133c <HAL_RCC_OscConfig+0xe0>
800135a: e014 b.n 8001386 <HAL_RCC_OscConfig+0x12a>
}
}
else
{
/* Get Start Tick */
tickstart = HAL_GetTick();
800135c: f7ff fc9c bl 8000c98 <HAL_GetTick>
8001360: 6138 str r0, [r7, #16]
/* Wait till HSE is disabled */
while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
8001362: e008 b.n 8001376 <HAL_RCC_OscConfig+0x11a>
{
if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
8001364: f7ff fc98 bl 8000c98 <HAL_GetTick>
8001368: 4602 mov r2, r0
800136a: 693b ldr r3, [r7, #16]
800136c: 1ad3 subs r3, r2, r3
800136e: 2b64 cmp r3, #100 @ 0x64
8001370: d901 bls.n 8001376 <HAL_RCC_OscConfig+0x11a>
{
return HAL_TIMEOUT;
8001372: 2303 movs r3, #3
8001374: e299 b.n 80018aa <HAL_RCC_OscConfig+0x64e>
while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
8001376: 4b52 ldr r3, [pc, #328] @ (80014c0 <HAL_RCC_OscConfig+0x264>)
8001378: 681b ldr r3, [r3, #0]
800137a: f403 3300 and.w r3, r3, #131072 @ 0x20000
800137e: 2b00 cmp r3, #0
8001380: d1f0 bne.n 8001364 <HAL_RCC_OscConfig+0x108>
8001382: e000 b.n 8001386 <HAL_RCC_OscConfig+0x12a>
if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
8001384: bf00 nop
}
}
}
}
/*----------------------------- HSI Configuration --------------------------*/
if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
8001386: 687b ldr r3, [r7, #4]
8001388: 681b ldr r3, [r3, #0]
800138a: f003 0302 and.w r3, r3, #2
800138e: 2b00 cmp r3, #0
8001390: d05a beq.n 8001448 <HAL_RCC_OscConfig+0x1ec>
/* Check the parameters */
assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
/* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
8001392: 69bb ldr r3, [r7, #24]
8001394: 2b04 cmp r3, #4
8001396: d005 beq.n 80013a4 <HAL_RCC_OscConfig+0x148>
|| ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
8001398: 69bb ldr r3, [r7, #24]
800139a: 2b0c cmp r3, #12
800139c: d119 bne.n 80013d2 <HAL_RCC_OscConfig+0x176>
800139e: 697b ldr r3, [r7, #20]
80013a0: 2b00 cmp r3, #0
80013a2: d116 bne.n 80013d2 <HAL_RCC_OscConfig+0x176>
{
/* When HSI is used as system clock it will not disabled */
if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
80013a4: 4b46 ldr r3, [pc, #280] @ (80014c0 <HAL_RCC_OscConfig+0x264>)
80013a6: 681b ldr r3, [r3, #0]
80013a8: f003 0302 and.w r3, r3, #2
80013ac: 2b00 cmp r3, #0
80013ae: d005 beq.n 80013bc <HAL_RCC_OscConfig+0x160>
80013b0: 687b ldr r3, [r7, #4]
80013b2: 68db ldr r3, [r3, #12]
80013b4: 2b01 cmp r3, #1
80013b6: d001 beq.n 80013bc <HAL_RCC_OscConfig+0x160>
{
return HAL_ERROR;
80013b8: 2301 movs r3, #1
80013ba: e276 b.n 80018aa <HAL_RCC_OscConfig+0x64e>
}
/* Otherwise, just the calibration is allowed */
else
{
/* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
80013bc: 4b40 ldr r3, [pc, #256] @ (80014c0 <HAL_RCC_OscConfig+0x264>)
80013be: 685b ldr r3, [r3, #4]
80013c0: f423 52f8 bic.w r2, r3, #7936 @ 0x1f00
80013c4: 687b ldr r3, [r7, #4]
80013c6: 691b ldr r3, [r3, #16]
80013c8: 021b lsls r3, r3, #8
80013ca: 493d ldr r1, [pc, #244] @ (80014c0 <HAL_RCC_OscConfig+0x264>)
80013cc: 4313 orrs r3, r2
80013ce: 604b str r3, [r1, #4]
if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
80013d0: e03a b.n 8001448 <HAL_RCC_OscConfig+0x1ec>
}
}
else
{
/* Check the HSI State */
if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
80013d2: 687b ldr r3, [r7, #4]
80013d4: 68db ldr r3, [r3, #12]
80013d6: 2b00 cmp r3, #0
80013d8: d020 beq.n 800141c <HAL_RCC_OscConfig+0x1c0>
{
/* Enable the Internal High Speed oscillator (HSI). */
__HAL_RCC_HSI_ENABLE();
80013da: 4b3a ldr r3, [pc, #232] @ (80014c4 <HAL_RCC_OscConfig+0x268>)
80013dc: 2201 movs r2, #1
80013de: 601a str r2, [r3, #0]
/* Get Start Tick */
tickstart = HAL_GetTick();
80013e0: f7ff fc5a bl 8000c98 <HAL_GetTick>
80013e4: 6138 str r0, [r7, #16]
/* Wait till HSI is ready */
while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
80013e6: e008 b.n 80013fa <HAL_RCC_OscConfig+0x19e>
{
if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
80013e8: f7ff fc56 bl 8000c98 <HAL_GetTick>
80013ec: 4602 mov r2, r0
80013ee: 693b ldr r3, [r7, #16]
80013f0: 1ad3 subs r3, r2, r3
80013f2: 2b02 cmp r3, #2
80013f4: d901 bls.n 80013fa <HAL_RCC_OscConfig+0x19e>
{
return HAL_TIMEOUT;
80013f6: 2303 movs r3, #3
80013f8: e257 b.n 80018aa <HAL_RCC_OscConfig+0x64e>
while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
80013fa: 4b31 ldr r3, [pc, #196] @ (80014c0 <HAL_RCC_OscConfig+0x264>)
80013fc: 681b ldr r3, [r3, #0]
80013fe: f003 0302 and.w r3, r3, #2
8001402: 2b00 cmp r3, #0
8001404: d0f0 beq.n 80013e8 <HAL_RCC_OscConfig+0x18c>
}
}
/* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
8001406: 4b2e ldr r3, [pc, #184] @ (80014c0 <HAL_RCC_OscConfig+0x264>)
8001408: 685b ldr r3, [r3, #4]
800140a: f423 52f8 bic.w r2, r3, #7936 @ 0x1f00
800140e: 687b ldr r3, [r7, #4]
8001410: 691b ldr r3, [r3, #16]
8001412: 021b lsls r3, r3, #8
8001414: 492a ldr r1, [pc, #168] @ (80014c0 <HAL_RCC_OscConfig+0x264>)
8001416: 4313 orrs r3, r2
8001418: 604b str r3, [r1, #4]
800141a: e015 b.n 8001448 <HAL_RCC_OscConfig+0x1ec>
}
else
{
/* Disable the Internal High Speed oscillator (HSI). */
__HAL_RCC_HSI_DISABLE();
800141c: 4b29 ldr r3, [pc, #164] @ (80014c4 <HAL_RCC_OscConfig+0x268>)
800141e: 2200 movs r2, #0
8001420: 601a str r2, [r3, #0]
/* Get Start Tick */
tickstart = HAL_GetTick();
8001422: f7ff fc39 bl 8000c98 <HAL_GetTick>
8001426: 6138 str r0, [r7, #16]
/* Wait till HSI is disabled */
while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
8001428: e008 b.n 800143c <HAL_RCC_OscConfig+0x1e0>
{
if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
800142a: f7ff fc35 bl 8000c98 <HAL_GetTick>
800142e: 4602 mov r2, r0
8001430: 693b ldr r3, [r7, #16]
8001432: 1ad3 subs r3, r2, r3
8001434: 2b02 cmp r3, #2
8001436: d901 bls.n 800143c <HAL_RCC_OscConfig+0x1e0>
{
return HAL_TIMEOUT;
8001438: 2303 movs r3, #3
800143a: e236 b.n 80018aa <HAL_RCC_OscConfig+0x64e>
while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
800143c: 4b20 ldr r3, [pc, #128] @ (80014c0 <HAL_RCC_OscConfig+0x264>)
800143e: 681b ldr r3, [r3, #0]
8001440: f003 0302 and.w r3, r3, #2
8001444: 2b00 cmp r3, #0
8001446: d1f0 bne.n 800142a <HAL_RCC_OscConfig+0x1ce>
}
}
}
}
/*----------------------------- MSI Configuration --------------------------*/
if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
8001448: 687b ldr r3, [r7, #4]
800144a: 681b ldr r3, [r3, #0]
800144c: f003 0310 and.w r3, r3, #16
8001450: 2b00 cmp r3, #0
8001452: f000 80b8 beq.w 80015c6 <HAL_RCC_OscConfig+0x36a>
{
/* When the MSI is used as system clock it will not be disabled */
if(sysclk_source == RCC_CFGR_SWS_MSI)
8001456: 69bb ldr r3, [r7, #24]
8001458: 2b00 cmp r3, #0
800145a: d170 bne.n 800153e <HAL_RCC_OscConfig+0x2e2>
{
if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
800145c: 4b18 ldr r3, [pc, #96] @ (80014c0 <HAL_RCC_OscConfig+0x264>)
800145e: 681b ldr r3, [r3, #0]
8001460: f403 7300 and.w r3, r3, #512 @ 0x200
8001464: 2b00 cmp r3, #0
8001466: d005 beq.n 8001474 <HAL_RCC_OscConfig+0x218>
8001468: 687b ldr r3, [r7, #4]
800146a: 699b ldr r3, [r3, #24]
800146c: 2b00 cmp r3, #0
800146e: d101 bne.n 8001474 <HAL_RCC_OscConfig+0x218>
{
return HAL_ERROR;
8001470: 2301 movs r3, #1
8001472: e21a b.n 80018aa <HAL_RCC_OscConfig+0x64e>
assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));
/* To correctly read data from FLASH memory, the number of wait states (LATENCY)
must be correctly programmed according to the frequency of the CPU clock
(HCLK) and the supply voltage of the device. */
if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
8001474: 687b ldr r3, [r7, #4]
8001476: 6a1a ldr r2, [r3, #32]
8001478: 4b11 ldr r3, [pc, #68] @ (80014c0 <HAL_RCC_OscConfig+0x264>)
800147a: 685b ldr r3, [r3, #4]
800147c: f403 4360 and.w r3, r3, #57344 @ 0xe000
8001480: 429a cmp r2, r3
8001482: d921 bls.n 80014c8 <HAL_RCC_OscConfig+0x26c>
{
/* First increase number of wait states update if necessary */
if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
8001484: 687b ldr r3, [r7, #4]
8001486: 6a1b ldr r3, [r3, #32]
8001488: 4618 mov r0, r3
800148a: f000 fc09 bl 8001ca0 <RCC_SetFlashLatencyFromMSIRange>
800148e: 4603 mov r3, r0
8001490: 2b00 cmp r3, #0
8001492: d001 beq.n 8001498 <HAL_RCC_OscConfig+0x23c>
{
return HAL_ERROR;
8001494: 2301 movs r3, #1
8001496: e208 b.n 80018aa <HAL_RCC_OscConfig+0x64e>
}
/* Selects the Multiple Speed oscillator (MSI) clock range .*/
__HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
8001498: 4b09 ldr r3, [pc, #36] @ (80014c0 <HAL_RCC_OscConfig+0x264>)
800149a: 685b ldr r3, [r3, #4]
800149c: f423 4260 bic.w r2, r3, #57344 @ 0xe000
80014a0: 687b ldr r3, [r7, #4]
80014a2: 6a1b ldr r3, [r3, #32]
80014a4: 4906 ldr r1, [pc, #24] @ (80014c0 <HAL_RCC_OscConfig+0x264>)
80014a6: 4313 orrs r3, r2
80014a8: 604b str r3, [r1, #4]
/* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
__HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
80014aa: 4b05 ldr r3, [pc, #20] @ (80014c0 <HAL_RCC_OscConfig+0x264>)
80014ac: 685b ldr r3, [r3, #4]
80014ae: f023 427f bic.w r2, r3, #4278190080 @ 0xff000000
80014b2: 687b ldr r3, [r7, #4]
80014b4: 69db ldr r3, [r3, #28]
80014b6: 061b lsls r3, r3, #24
80014b8: 4901 ldr r1, [pc, #4] @ (80014c0 <HAL_RCC_OscConfig+0x264>)
80014ba: 4313 orrs r3, r2
80014bc: 604b str r3, [r1, #4]
80014be: e020 b.n 8001502 <HAL_RCC_OscConfig+0x2a6>
80014c0: 40023800 .word 0x40023800
80014c4: 42470000 .word 0x42470000
}
else
{
/* Else, keep current flash latency while decreasing applies */
/* Selects the Multiple Speed oscillator (MSI) clock range .*/
__HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
80014c8: 4b99 ldr r3, [pc, #612] @ (8001730 <HAL_RCC_OscConfig+0x4d4>)
80014ca: 685b ldr r3, [r3, #4]
80014cc: f423 4260 bic.w r2, r3, #57344 @ 0xe000
80014d0: 687b ldr r3, [r7, #4]
80014d2: 6a1b ldr r3, [r3, #32]
80014d4: 4996 ldr r1, [pc, #600] @ (8001730 <HAL_RCC_OscConfig+0x4d4>)
80014d6: 4313 orrs r3, r2
80014d8: 604b str r3, [r1, #4]
/* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
__HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
80014da: 4b95 ldr r3, [pc, #596] @ (8001730 <HAL_RCC_OscConfig+0x4d4>)
80014dc: 685b ldr r3, [r3, #4]
80014de: f023 427f bic.w r2, r3, #4278190080 @ 0xff000000
80014e2: 687b ldr r3, [r7, #4]
80014e4: 69db ldr r3, [r3, #28]
80014e6: 061b lsls r3, r3, #24
80014e8: 4991 ldr r1, [pc, #580] @ (8001730 <HAL_RCC_OscConfig+0x4d4>)
80014ea: 4313 orrs r3, r2
80014ec: 604b str r3, [r1, #4]
/* Decrease number of wait states update if necessary */
if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
80014ee: 687b ldr r3, [r7, #4]
80014f0: 6a1b ldr r3, [r3, #32]
80014f2: 4618 mov r0, r3
80014f4: f000 fbd4 bl 8001ca0 <RCC_SetFlashLatencyFromMSIRange>
80014f8: 4603 mov r3, r0
80014fa: 2b00 cmp r3, #0
80014fc: d001 beq.n 8001502 <HAL_RCC_OscConfig+0x2a6>
{
return HAL_ERROR;
80014fe: 2301 movs r3, #1
8001500: e1d3 b.n 80018aa <HAL_RCC_OscConfig+0x64e>
}
}
/* Update the SystemCoreClock global variable */
SystemCoreClock = (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
8001502: 687b ldr r3, [r7, #4]
8001504: 6a1b ldr r3, [r3, #32]
8001506: 0b5b lsrs r3, r3, #13
8001508: 3301 adds r3, #1
800150a: f44f 4200 mov.w r2, #32768 @ 0x8000
800150e: fa02 f303 lsl.w r3, r2, r3
>> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
8001512: 4a87 ldr r2, [pc, #540] @ (8001730 <HAL_RCC_OscConfig+0x4d4>)
8001514: 6892 ldr r2, [r2, #8]
8001516: 0912 lsrs r2, r2, #4
8001518: f002 020f and.w r2, r2, #15
800151c: 4985 ldr r1, [pc, #532] @ (8001734 <HAL_RCC_OscConfig+0x4d8>)
800151e: 5c8a ldrb r2, [r1, r2]
8001520: 40d3 lsrs r3, r2
SystemCoreClock = (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
8001522: 4a85 ldr r2, [pc, #532] @ (8001738 <HAL_RCC_OscConfig+0x4dc>)
8001524: 6013 str r3, [r2, #0]
/* Configure the source of time base considering new system clocks settings*/
status = HAL_InitTick(uwTickPrio);
8001526: 4b85 ldr r3, [pc, #532] @ (800173c <HAL_RCC_OscConfig+0x4e0>)
8001528: 681b ldr r3, [r3, #0]
800152a: 4618 mov r0, r3
800152c: f7ff fb68 bl 8000c00 <HAL_InitTick>
8001530: 4603 mov r3, r0
8001532: 73fb strb r3, [r7, #15]
if(status != HAL_OK)
8001534: 7bfb ldrb r3, [r7, #15]
8001536: 2b00 cmp r3, #0
8001538: d045 beq.n 80015c6 <HAL_RCC_OscConfig+0x36a>
{
return status;
800153a: 7bfb ldrb r3, [r7, #15]
800153c: e1b5 b.n 80018aa <HAL_RCC_OscConfig+0x64e>
{
/* Check MSI State */
assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
/* Check the MSI State */
if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
800153e: 687b ldr r3, [r7, #4]
8001540: 699b ldr r3, [r3, #24]
8001542: 2b00 cmp r3, #0
8001544: d029 beq.n 800159a <HAL_RCC_OscConfig+0x33e>
{
/* Enable the Multi Speed oscillator (MSI). */
__HAL_RCC_MSI_ENABLE();
8001546: 4b7e ldr r3, [pc, #504] @ (8001740 <HAL_RCC_OscConfig+0x4e4>)
8001548: 2201 movs r2, #1
800154a: 601a str r2, [r3, #0]
/* Get Start Tick */
tickstart = HAL_GetTick();
800154c: f7ff fba4 bl 8000c98 <HAL_GetTick>
8001550: 6138 str r0, [r7, #16]
/* Wait till MSI is ready */
while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
8001552: e008 b.n 8001566 <HAL_RCC_OscConfig+0x30a>
{
if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
8001554: f7ff fba0 bl 8000c98 <HAL_GetTick>
8001558: 4602 mov r2, r0
800155a: 693b ldr r3, [r7, #16]
800155c: 1ad3 subs r3, r2, r3
800155e: 2b02 cmp r3, #2
8001560: d901 bls.n 8001566 <HAL_RCC_OscConfig+0x30a>
{
return HAL_TIMEOUT;
8001562: 2303 movs r3, #3
8001564: e1a1 b.n 80018aa <HAL_RCC_OscConfig+0x64e>
while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
8001566: 4b72 ldr r3, [pc, #456] @ (8001730 <HAL_RCC_OscConfig+0x4d4>)
8001568: 681b ldr r3, [r3, #0]
800156a: f403 7300 and.w r3, r3, #512 @ 0x200
800156e: 2b00 cmp r3, #0
8001570: d0f0 beq.n 8001554 <HAL_RCC_OscConfig+0x2f8>
/* Check MSICalibrationValue and MSIClockRange input parameters */
assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));
/* Selects the Multiple Speed oscillator (MSI) clock range .*/
__HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
8001572: 4b6f ldr r3, [pc, #444] @ (8001730 <HAL_RCC_OscConfig+0x4d4>)
8001574: 685b ldr r3, [r3, #4]
8001576: f423 4260 bic.w r2, r3, #57344 @ 0xe000
800157a: 687b ldr r3, [r7, #4]
800157c: 6a1b ldr r3, [r3, #32]
800157e: 496c ldr r1, [pc, #432] @ (8001730 <HAL_RCC_OscConfig+0x4d4>)
8001580: 4313 orrs r3, r2
8001582: 604b str r3, [r1, #4]
/* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
__HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
8001584: 4b6a ldr r3, [pc, #424] @ (8001730 <HAL_RCC_OscConfig+0x4d4>)
8001586: 685b ldr r3, [r3, #4]
8001588: f023 427f bic.w r2, r3, #4278190080 @ 0xff000000
800158c: 687b ldr r3, [r7, #4]
800158e: 69db ldr r3, [r3, #28]
8001590: 061b lsls r3, r3, #24
8001592: 4967 ldr r1, [pc, #412] @ (8001730 <HAL_RCC_OscConfig+0x4d4>)
8001594: 4313 orrs r3, r2
8001596: 604b str r3, [r1, #4]
8001598: e015 b.n 80015c6 <HAL_RCC_OscConfig+0x36a>
}
else
{
/* Disable the Multi Speed oscillator (MSI). */
__HAL_RCC_MSI_DISABLE();
800159a: 4b69 ldr r3, [pc, #420] @ (8001740 <HAL_RCC_OscConfig+0x4e4>)
800159c: 2200 movs r2, #0
800159e: 601a str r2, [r3, #0]
/* Get Start Tick */
tickstart = HAL_GetTick();
80015a0: f7ff fb7a bl 8000c98 <HAL_GetTick>
80015a4: 6138 str r0, [r7, #16]
/* Wait till MSI is ready */
while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
80015a6: e008 b.n 80015ba <HAL_RCC_OscConfig+0x35e>
{
if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
80015a8: f7ff fb76 bl 8000c98 <HAL_GetTick>
80015ac: 4602 mov r2, r0
80015ae: 693b ldr r3, [r7, #16]
80015b0: 1ad3 subs r3, r2, r3
80015b2: 2b02 cmp r3, #2
80015b4: d901 bls.n 80015ba <HAL_RCC_OscConfig+0x35e>
{
return HAL_TIMEOUT;
80015b6: 2303 movs r3, #3
80015b8: e177 b.n 80018aa <HAL_RCC_OscConfig+0x64e>
while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
80015ba: 4b5d ldr r3, [pc, #372] @ (8001730 <HAL_RCC_OscConfig+0x4d4>)
80015bc: 681b ldr r3, [r3, #0]
80015be: f403 7300 and.w r3, r3, #512 @ 0x200
80015c2: 2b00 cmp r3, #0
80015c4: d1f0 bne.n 80015a8 <HAL_RCC_OscConfig+0x34c>
}
}
}
}
/*------------------------------ LSI Configuration -------------------------*/
if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
80015c6: 687b ldr r3, [r7, #4]
80015c8: 681b ldr r3, [r3, #0]
80015ca: f003 0308 and.w r3, r3, #8
80015ce: 2b00 cmp r3, #0
80015d0: d030 beq.n 8001634 <HAL_RCC_OscConfig+0x3d8>
{
/* Check the parameters */
assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
/* Check the LSI State */
if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
80015d2: 687b ldr r3, [r7, #4]
80015d4: 695b ldr r3, [r3, #20]
80015d6: 2b00 cmp r3, #0
80015d8: d016 beq.n 8001608 <HAL_RCC_OscConfig+0x3ac>
{
/* Enable the Internal Low Speed oscillator (LSI). */
__HAL_RCC_LSI_ENABLE();
80015da: 4b5a ldr r3, [pc, #360] @ (8001744 <HAL_RCC_OscConfig+0x4e8>)
80015dc: 2201 movs r2, #1
80015de: 601a str r2, [r3, #0]
/* Get Start Tick */
tickstart = HAL_GetTick();
80015e0: f7ff fb5a bl 8000c98 <HAL_GetTick>
80015e4: 6138 str r0, [r7, #16]
/* Wait till LSI is ready */
while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
80015e6: e008 b.n 80015fa <HAL_RCC_OscConfig+0x39e>
{
if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
80015e8: f7ff fb56 bl 8000c98 <HAL_GetTick>
80015ec: 4602 mov r2, r0
80015ee: 693b ldr r3, [r7, #16]
80015f0: 1ad3 subs r3, r2, r3
80015f2: 2b02 cmp r3, #2
80015f4: d901 bls.n 80015fa <HAL_RCC_OscConfig+0x39e>
{
return HAL_TIMEOUT;
80015f6: 2303 movs r3, #3
80015f8: e157 b.n 80018aa <HAL_RCC_OscConfig+0x64e>
while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
80015fa: 4b4d ldr r3, [pc, #308] @ (8001730 <HAL_RCC_OscConfig+0x4d4>)
80015fc: 6b5b ldr r3, [r3, #52] @ 0x34
80015fe: f003 0302 and.w r3, r3, #2
8001602: 2b00 cmp r3, #0
8001604: d0f0 beq.n 80015e8 <HAL_RCC_OscConfig+0x38c>
8001606: e015 b.n 8001634 <HAL_RCC_OscConfig+0x3d8>
}
}
else
{
/* Disable the Internal Low Speed oscillator (LSI). */
__HAL_RCC_LSI_DISABLE();
8001608: 4b4e ldr r3, [pc, #312] @ (8001744 <HAL_RCC_OscConfig+0x4e8>)
800160a: 2200 movs r2, #0
800160c: 601a str r2, [r3, #0]
/* Get Start Tick */
tickstart = HAL_GetTick();
800160e: f7ff fb43 bl 8000c98 <HAL_GetTick>
8001612: 6138 str r0, [r7, #16]
/* Wait till LSI is disabled */
while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
8001614: e008 b.n 8001628 <HAL_RCC_OscConfig+0x3cc>
{
if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
8001616: f7ff fb3f bl 8000c98 <HAL_GetTick>
800161a: 4602 mov r2, r0
800161c: 693b ldr r3, [r7, #16]
800161e: 1ad3 subs r3, r2, r3
8001620: 2b02 cmp r3, #2
8001622: d901 bls.n 8001628 <HAL_RCC_OscConfig+0x3cc>
{
return HAL_TIMEOUT;
8001624: 2303 movs r3, #3
8001626: e140 b.n 80018aa <HAL_RCC_OscConfig+0x64e>
while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
8001628: 4b41 ldr r3, [pc, #260] @ (8001730 <HAL_RCC_OscConfig+0x4d4>)
800162a: 6b5b ldr r3, [r3, #52] @ 0x34
800162c: f003 0302 and.w r3, r3, #2
8001630: 2b00 cmp r3, #0
8001632: d1f0 bne.n 8001616 <HAL_RCC_OscConfig+0x3ba>
}
}
}
}
/*------------------------------ LSE Configuration -------------------------*/
if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
8001634: 687b ldr r3, [r7, #4]
8001636: 681b ldr r3, [r3, #0]
8001638: f003 0304 and.w r3, r3, #4
800163c: 2b00 cmp r3, #0
800163e: f000 80b5 beq.w 80017ac <HAL_RCC_OscConfig+0x550>
{
FlagStatus pwrclkchanged = RESET;
8001642: 2300 movs r3, #0
8001644: 77fb strb r3, [r7, #31]
/* Check the parameters */
assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
/* Update LSE configuration in Backup Domain control register */
/* Requires to enable write access to Backup Domain of necessary */
if(__HAL_RCC_PWR_IS_CLK_DISABLED())
8001646: 4b3a ldr r3, [pc, #232] @ (8001730 <HAL_RCC_OscConfig+0x4d4>)
8001648: 6a5b ldr r3, [r3, #36] @ 0x24
800164a: f003 5380 and.w r3, r3, #268435456 @ 0x10000000
800164e: 2b00 cmp r3, #0
8001650: d10d bne.n 800166e <HAL_RCC_OscConfig+0x412>
{
__HAL_RCC_PWR_CLK_ENABLE();
8001652: 4b37 ldr r3, [pc, #220] @ (8001730 <HAL_RCC_OscConfig+0x4d4>)
8001654: 6a5b ldr r3, [r3, #36] @ 0x24
8001656: 4a36 ldr r2, [pc, #216] @ (8001730 <HAL_RCC_OscConfig+0x4d4>)
8001658: f043 5380 orr.w r3, r3, #268435456 @ 0x10000000
800165c: 6253 str r3, [r2, #36] @ 0x24
800165e: 4b34 ldr r3, [pc, #208] @ (8001730 <HAL_RCC_OscConfig+0x4d4>)
8001660: 6a5b ldr r3, [r3, #36] @ 0x24
8001662: f003 5380 and.w r3, r3, #268435456 @ 0x10000000
8001666: 60bb str r3, [r7, #8]
8001668: 68bb ldr r3, [r7, #8]
pwrclkchanged = SET;
800166a: 2301 movs r3, #1
800166c: 77fb strb r3, [r7, #31]
}
if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
800166e: 4b36 ldr r3, [pc, #216] @ (8001748 <HAL_RCC_OscConfig+0x4ec>)
8001670: 681b ldr r3, [r3, #0]
8001672: f403 7380 and.w r3, r3, #256 @ 0x100
8001676: 2b00 cmp r3, #0
8001678: d118 bne.n 80016ac <HAL_RCC_OscConfig+0x450>
{
/* Enable write access to Backup domain */
SET_BIT(PWR->CR, PWR_CR_DBP);
800167a: 4b33 ldr r3, [pc, #204] @ (8001748 <HAL_RCC_OscConfig+0x4ec>)
800167c: 681b ldr r3, [r3, #0]
800167e: 4a32 ldr r2, [pc, #200] @ (8001748 <HAL_RCC_OscConfig+0x4ec>)
8001680: f443 7380 orr.w r3, r3, #256 @ 0x100
8001684: 6013 str r3, [r2, #0]
/* Wait for Backup domain Write protection disable */
tickstart = HAL_GetTick();
8001686: f7ff fb07 bl 8000c98 <HAL_GetTick>
800168a: 6138 str r0, [r7, #16]
while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
800168c: e008 b.n 80016a0 <HAL_RCC_OscConfig+0x444>
{
if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
800168e: f7ff fb03 bl 8000c98 <HAL_GetTick>
8001692: 4602 mov r2, r0
8001694: 693b ldr r3, [r7, #16]
8001696: 1ad3 subs r3, r2, r3
8001698: 2b64 cmp r3, #100 @ 0x64
800169a: d901 bls.n 80016a0 <HAL_RCC_OscConfig+0x444>
{
return HAL_TIMEOUT;
800169c: 2303 movs r3, #3
800169e: e104 b.n 80018aa <HAL_RCC_OscConfig+0x64e>
while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
80016a0: 4b29 ldr r3, [pc, #164] @ (8001748 <HAL_RCC_OscConfig+0x4ec>)
80016a2: 681b ldr r3, [r3, #0]
80016a4: f403 7380 and.w r3, r3, #256 @ 0x100
80016a8: 2b00 cmp r3, #0
80016aa: d0f0 beq.n 800168e <HAL_RCC_OscConfig+0x432>
}
}
}
/* Set the new LSE configuration -----------------------------------------*/
__HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
80016ac: 687b ldr r3, [r7, #4]
80016ae: 689b ldr r3, [r3, #8]
80016b0: 2b01 cmp r3, #1
80016b2: d106 bne.n 80016c2 <HAL_RCC_OscConfig+0x466>
80016b4: 4b1e ldr r3, [pc, #120] @ (8001730 <HAL_RCC_OscConfig+0x4d4>)
80016b6: 6b5b ldr r3, [r3, #52] @ 0x34
80016b8: 4a1d ldr r2, [pc, #116] @ (8001730 <HAL_RCC_OscConfig+0x4d4>)
80016ba: f443 7380 orr.w r3, r3, #256 @ 0x100
80016be: 6353 str r3, [r2, #52] @ 0x34
80016c0: e02d b.n 800171e <HAL_RCC_OscConfig+0x4c2>
80016c2: 687b ldr r3, [r7, #4]
80016c4: 689b ldr r3, [r3, #8]
80016c6: 2b00 cmp r3, #0
80016c8: d10c bne.n 80016e4 <HAL_RCC_OscConfig+0x488>
80016ca: 4b19 ldr r3, [pc, #100] @ (8001730 <HAL_RCC_OscConfig+0x4d4>)
80016cc: 6b5b ldr r3, [r3, #52] @ 0x34
80016ce: 4a18 ldr r2, [pc, #96] @ (8001730 <HAL_RCC_OscConfig+0x4d4>)
80016d0: f423 7380 bic.w r3, r3, #256 @ 0x100
80016d4: 6353 str r3, [r2, #52] @ 0x34
80016d6: 4b16 ldr r3, [pc, #88] @ (8001730 <HAL_RCC_OscConfig+0x4d4>)
80016d8: 6b5b ldr r3, [r3, #52] @ 0x34
80016da: 4a15 ldr r2, [pc, #84] @ (8001730 <HAL_RCC_OscConfig+0x4d4>)
80016dc: f423 6380 bic.w r3, r3, #1024 @ 0x400
80016e0: 6353 str r3, [r2, #52] @ 0x34
80016e2: e01c b.n 800171e <HAL_RCC_OscConfig+0x4c2>
80016e4: 687b ldr r3, [r7, #4]
80016e6: 689b ldr r3, [r3, #8]
80016e8: 2b05 cmp r3, #5
80016ea: d10c bne.n 8001706 <HAL_RCC_OscConfig+0x4aa>
80016ec: 4b10 ldr r3, [pc, #64] @ (8001730 <HAL_RCC_OscConfig+0x4d4>)
80016ee: 6b5b ldr r3, [r3, #52] @ 0x34
80016f0: 4a0f ldr r2, [pc, #60] @ (8001730 <HAL_RCC_OscConfig+0x4d4>)
80016f2: f443 6380 orr.w r3, r3, #1024 @ 0x400
80016f6: 6353 str r3, [r2, #52] @ 0x34
80016f8: 4b0d ldr r3, [pc, #52] @ (8001730 <HAL_RCC_OscConfig+0x4d4>)
80016fa: 6b5b ldr r3, [r3, #52] @ 0x34
80016fc: 4a0c ldr r2, [pc, #48] @ (8001730 <HAL_RCC_OscConfig+0x4d4>)
80016fe: f443 7380 orr.w r3, r3, #256 @ 0x100
8001702: 6353 str r3, [r2, #52] @ 0x34
8001704: e00b b.n 800171e <HAL_RCC_OscConfig+0x4c2>
8001706: 4b0a ldr r3, [pc, #40] @ (8001730 <HAL_RCC_OscConfig+0x4d4>)
8001708: 6b5b ldr r3, [r3, #52] @ 0x34
800170a: 4a09 ldr r2, [pc, #36] @ (8001730 <HAL_RCC_OscConfig+0x4d4>)
800170c: f423 7380 bic.w r3, r3, #256 @ 0x100
8001710: 6353 str r3, [r2, #52] @ 0x34
8001712: 4b07 ldr r3, [pc, #28] @ (8001730 <HAL_RCC_OscConfig+0x4d4>)
8001714: 6b5b ldr r3, [r3, #52] @ 0x34
8001716: 4a06 ldr r2, [pc, #24] @ (8001730 <HAL_RCC_OscConfig+0x4d4>)
8001718: f423 6380 bic.w r3, r3, #1024 @ 0x400
800171c: 6353 str r3, [r2, #52] @ 0x34
/* Check the LSE State */
if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
800171e: 687b ldr r3, [r7, #4]
8001720: 689b ldr r3, [r3, #8]
8001722: 2b00 cmp r3, #0
8001724: d024 beq.n 8001770 <HAL_RCC_OscConfig+0x514>
{
/* Get Start Tick */
tickstart = HAL_GetTick();
8001726: f7ff fab7 bl 8000c98 <HAL_GetTick>
800172a: 6138 str r0, [r7, #16]
/* Wait till LSE is ready */
while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
800172c: e019 b.n 8001762 <HAL_RCC_OscConfig+0x506>
800172e: bf00 nop
8001730: 40023800 .word 0x40023800
8001734: 08002f78 .word 0x08002f78
8001738: 20000000 .word 0x20000000
800173c: 20000004 .word 0x20000004
8001740: 42470020 .word 0x42470020
8001744: 42470680 .word 0x42470680
8001748: 40007000 .word 0x40007000
{
if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
800174c: f7ff faa4 bl 8000c98 <HAL_GetTick>
8001750: 4602 mov r2, r0
8001752: 693b ldr r3, [r7, #16]
8001754: 1ad3 subs r3, r2, r3
8001756: f241 3288 movw r2, #5000 @ 0x1388
800175a: 4293 cmp r3, r2
800175c: d901 bls.n 8001762 <HAL_RCC_OscConfig+0x506>
{
return HAL_TIMEOUT;
800175e: 2303 movs r3, #3
8001760: e0a3 b.n 80018aa <HAL_RCC_OscConfig+0x64e>
while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
8001762: 4b54 ldr r3, [pc, #336] @ (80018b4 <HAL_RCC_OscConfig+0x658>)
8001764: 6b5b ldr r3, [r3, #52] @ 0x34
8001766: f403 7300 and.w r3, r3, #512 @ 0x200
800176a: 2b00 cmp r3, #0
800176c: d0ee beq.n 800174c <HAL_RCC_OscConfig+0x4f0>
800176e: e014 b.n 800179a <HAL_RCC_OscConfig+0x53e>
}
}
else
{
/* Get Start Tick */
tickstart = HAL_GetTick();
8001770: f7ff fa92 bl 8000c98 <HAL_GetTick>
8001774: 6138 str r0, [r7, #16]
/* Wait till LSE is disabled */
while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
8001776: e00a b.n 800178e <HAL_RCC_OscConfig+0x532>
{
if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
8001778: f7ff fa8e bl 8000c98 <HAL_GetTick>
800177c: 4602 mov r2, r0
800177e: 693b ldr r3, [r7, #16]
8001780: 1ad3 subs r3, r2, r3
8001782: f241 3288 movw r2, #5000 @ 0x1388
8001786: 4293 cmp r3, r2
8001788: d901 bls.n 800178e <HAL_RCC_OscConfig+0x532>
{
return HAL_TIMEOUT;
800178a: 2303 movs r3, #3
800178c: e08d b.n 80018aa <HAL_RCC_OscConfig+0x64e>
while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
800178e: 4b49 ldr r3, [pc, #292] @ (80018b4 <HAL_RCC_OscConfig+0x658>)
8001790: 6b5b ldr r3, [r3, #52] @ 0x34
8001792: f403 7300 and.w r3, r3, #512 @ 0x200
8001796: 2b00 cmp r3, #0
8001798: d1ee bne.n 8001778 <HAL_RCC_OscConfig+0x51c>
}
}
}
/* Require to disable power clock if necessary */
if(pwrclkchanged == SET)
800179a: 7ffb ldrb r3, [r7, #31]
800179c: 2b01 cmp r3, #1
800179e: d105 bne.n 80017ac <HAL_RCC_OscConfig+0x550>
{
__HAL_RCC_PWR_CLK_DISABLE();
80017a0: 4b44 ldr r3, [pc, #272] @ (80018b4 <HAL_RCC_OscConfig+0x658>)
80017a2: 6a5b ldr r3, [r3, #36] @ 0x24
80017a4: 4a43 ldr r2, [pc, #268] @ (80018b4 <HAL_RCC_OscConfig+0x658>)
80017a6: f023 5380 bic.w r3, r3, #268435456 @ 0x10000000
80017aa: 6253 str r3, [r2, #36] @ 0x24
}
/*-------------------------------- PLL Configuration -----------------------*/
/* Check the parameters */
assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
80017ac: 687b ldr r3, [r7, #4]
80017ae: 6a5b ldr r3, [r3, #36] @ 0x24
80017b0: 2b00 cmp r3, #0
80017b2: d079 beq.n 80018a8 <HAL_RCC_OscConfig+0x64c>
{
/* Check if the PLL is used as system clock or not */
if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
80017b4: 69bb ldr r3, [r7, #24]
80017b6: 2b0c cmp r3, #12
80017b8: d056 beq.n 8001868 <HAL_RCC_OscConfig+0x60c>
{
if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
80017ba: 687b ldr r3, [r7, #4]
80017bc: 6a5b ldr r3, [r3, #36] @ 0x24
80017be: 2b02 cmp r3, #2
80017c0: d13b bne.n 800183a <HAL_RCC_OscConfig+0x5de>
assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));
/* Disable the main PLL. */
__HAL_RCC_PLL_DISABLE();
80017c2: 4b3d ldr r3, [pc, #244] @ (80018b8 <HAL_RCC_OscConfig+0x65c>)
80017c4: 2200 movs r2, #0
80017c6: 601a str r2, [r3, #0]
/* Get Start Tick */
tickstart = HAL_GetTick();
80017c8: f7ff fa66 bl 8000c98 <HAL_GetTick>
80017cc: 6138 str r0, [r7, #16]
/* Wait till PLL is disabled */
while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
80017ce: e008 b.n 80017e2 <HAL_RCC_OscConfig+0x586>
{
if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
80017d0: f7ff fa62 bl 8000c98 <HAL_GetTick>
80017d4: 4602 mov r2, r0
80017d6: 693b ldr r3, [r7, #16]
80017d8: 1ad3 subs r3, r2, r3
80017da: 2b02 cmp r3, #2
80017dc: d901 bls.n 80017e2 <HAL_RCC_OscConfig+0x586>
{
return HAL_TIMEOUT;
80017de: 2303 movs r3, #3
80017e0: e063 b.n 80018aa <HAL_RCC_OscConfig+0x64e>
while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
80017e2: 4b34 ldr r3, [pc, #208] @ (80018b4 <HAL_RCC_OscConfig+0x658>)
80017e4: 681b ldr r3, [r3, #0]
80017e6: f003 7300 and.w r3, r3, #33554432 @ 0x2000000
80017ea: 2b00 cmp r3, #0
80017ec: d1f0 bne.n 80017d0 <HAL_RCC_OscConfig+0x574>
}
}
/* Configure the main PLL clock source, multiplication and division factors. */
__HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
80017ee: 4b31 ldr r3, [pc, #196] @ (80018b4 <HAL_RCC_OscConfig+0x658>)
80017f0: 689b ldr r3, [r3, #8]
80017f2: f423 027d bic.w r2, r3, #16580608 @ 0xfd0000
80017f6: 687b ldr r3, [r7, #4]
80017f8: 6a99 ldr r1, [r3, #40] @ 0x28
80017fa: 687b ldr r3, [r7, #4]
80017fc: 6adb ldr r3, [r3, #44] @ 0x2c
80017fe: 4319 orrs r1, r3
8001800: 687b ldr r3, [r7, #4]
8001802: 6b1b ldr r3, [r3, #48] @ 0x30
8001804: 430b orrs r3, r1
8001806: 492b ldr r1, [pc, #172] @ (80018b4 <HAL_RCC_OscConfig+0x658>)
8001808: 4313 orrs r3, r2
800180a: 608b str r3, [r1, #8]
RCC_OscInitStruct->PLL.PLLMUL,
RCC_OscInitStruct->PLL.PLLDIV);
/* Enable the main PLL. */
__HAL_RCC_PLL_ENABLE();
800180c: 4b2a ldr r3, [pc, #168] @ (80018b8 <HAL_RCC_OscConfig+0x65c>)
800180e: 2201 movs r2, #1
8001810: 601a str r2, [r3, #0]
/* Get Start Tick */
tickstart = HAL_GetTick();
8001812: f7ff fa41 bl 8000c98 <HAL_GetTick>
8001816: 6138 str r0, [r7, #16]
/* Wait till PLL is ready */
while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
8001818: e008 b.n 800182c <HAL_RCC_OscConfig+0x5d0>
{
if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
800181a: f7ff fa3d bl 8000c98 <HAL_GetTick>
800181e: 4602 mov r2, r0
8001820: 693b ldr r3, [r7, #16]
8001822: 1ad3 subs r3, r2, r3
8001824: 2b02 cmp r3, #2
8001826: d901 bls.n 800182c <HAL_RCC_OscConfig+0x5d0>
{
return HAL_TIMEOUT;
8001828: 2303 movs r3, #3
800182a: e03e b.n 80018aa <HAL_RCC_OscConfig+0x64e>
while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
800182c: 4b21 ldr r3, [pc, #132] @ (80018b4 <HAL_RCC_OscConfig+0x658>)
800182e: 681b ldr r3, [r3, #0]
8001830: f003 7300 and.w r3, r3, #33554432 @ 0x2000000
8001834: 2b00 cmp r3, #0
8001836: d0f0 beq.n 800181a <HAL_RCC_OscConfig+0x5be>
8001838: e036 b.n 80018a8 <HAL_RCC_OscConfig+0x64c>
}
}
else
{
/* Disable the main PLL. */
__HAL_RCC_PLL_DISABLE();
800183a: 4b1f ldr r3, [pc, #124] @ (80018b8 <HAL_RCC_OscConfig+0x65c>)
800183c: 2200 movs r2, #0
800183e: 601a str r2, [r3, #0]
/* Get Start Tick */
tickstart = HAL_GetTick();
8001840: f7ff fa2a bl 8000c98 <HAL_GetTick>
8001844: 6138 str r0, [r7, #16]
/* Wait till PLL is disabled */
while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
8001846: e008 b.n 800185a <HAL_RCC_OscConfig+0x5fe>
{
if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
8001848: f7ff fa26 bl 8000c98 <HAL_GetTick>
800184c: 4602 mov r2, r0
800184e: 693b ldr r3, [r7, #16]
8001850: 1ad3 subs r3, r2, r3
8001852: 2b02 cmp r3, #2
8001854: d901 bls.n 800185a <HAL_RCC_OscConfig+0x5fe>
{
return HAL_TIMEOUT;
8001856: 2303 movs r3, #3
8001858: e027 b.n 80018aa <HAL_RCC_OscConfig+0x64e>
while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
800185a: 4b16 ldr r3, [pc, #88] @ (80018b4 <HAL_RCC_OscConfig+0x658>)
800185c: 681b ldr r3, [r3, #0]
800185e: f003 7300 and.w r3, r3, #33554432 @ 0x2000000
8001862: 2b00 cmp r3, #0
8001864: d1f0 bne.n 8001848 <HAL_RCC_OscConfig+0x5ec>
8001866: e01f b.n 80018a8 <HAL_RCC_OscConfig+0x64c>
}
}
else
{
/* Check if there is a request to disable the PLL used as System clock source */
if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
8001868: 687b ldr r3, [r7, #4]
800186a: 6a5b ldr r3, [r3, #36] @ 0x24
800186c: 2b01 cmp r3, #1
800186e: d101 bne.n 8001874 <HAL_RCC_OscConfig+0x618>
{
return HAL_ERROR;
8001870: 2301 movs r3, #1
8001872: e01a b.n 80018aa <HAL_RCC_OscConfig+0x64e>
}
else
{
/* Do not return HAL_ERROR if request repeats the current configuration */
pll_config = RCC->CFGR;
8001874: 4b0f ldr r3, [pc, #60] @ (80018b4 <HAL_RCC_OscConfig+0x658>)
8001876: 689b ldr r3, [r3, #8]
8001878: 617b str r3, [r7, #20]
if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
800187a: 697b ldr r3, [r7, #20]
800187c: f403 3280 and.w r2, r3, #65536 @ 0x10000
8001880: 687b ldr r3, [r7, #4]
8001882: 6a9b ldr r3, [r3, #40] @ 0x28
8001884: 429a cmp r2, r3
8001886: d10d bne.n 80018a4 <HAL_RCC_OscConfig+0x648>
(READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
8001888: 697b ldr r3, [r7, #20]
800188a: f403 1270 and.w r2, r3, #3932160 @ 0x3c0000
800188e: 687b ldr r3, [r7, #4]
8001890: 6adb ldr r3, [r3, #44] @ 0x2c
if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
8001892: 429a cmp r2, r3
8001894: d106 bne.n 80018a4 <HAL_RCC_OscConfig+0x648>
(READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
8001896: 697b ldr r3, [r7, #20]
8001898: f403 0240 and.w r2, r3, #12582912 @ 0xc00000
800189c: 687b ldr r3, [r7, #4]
800189e: 6b1b ldr r3, [r3, #48] @ 0x30
(READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
80018a0: 429a cmp r2, r3
80018a2: d001 beq.n 80018a8 <HAL_RCC_OscConfig+0x64c>
{
return HAL_ERROR;
80018a4: 2301 movs r3, #1
80018a6: e000 b.n 80018aa <HAL_RCC_OscConfig+0x64e>
}
}
}
}
return HAL_OK;
80018a8: 2300 movs r3, #0
}
80018aa: 4618 mov r0, r3
80018ac: 3720 adds r7, #32
80018ae: 46bd mov sp, r7
80018b0: bd80 pop {r7, pc}
80018b2: bf00 nop
80018b4: 40023800 .word 0x40023800
80018b8: 42470060 .word 0x42470060
080018bc <HAL_RCC_ClockConfig>:
* HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
* (for more details refer to section above "Initialization/de-initialization functions")
* @retval HAL status
*/
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef *RCC_ClkInitStruct, uint32_t FLatency)
{
80018bc: b580 push {r7, lr}
80018be: b084 sub sp, #16
80018c0: af00 add r7, sp, #0
80018c2: 6078 str r0, [r7, #4]
80018c4: 6039 str r1, [r7, #0]
uint32_t tickstart;
HAL_StatusTypeDef status;
/* Check the parameters */
if(RCC_ClkInitStruct == NULL)
80018c6: 687b ldr r3, [r7, #4]
80018c8: 2b00 cmp r3, #0
80018ca: d101 bne.n 80018d0 <HAL_RCC_ClockConfig+0x14>
{
return HAL_ERROR;
80018cc: 2301 movs r3, #1
80018ce: e11a b.n 8001b06 <HAL_RCC_ClockConfig+0x24a>
/* To correctly read data from FLASH memory, the number of wait states (LATENCY)
must be correctly programmed according to the frequency of the CPU clock
(HCLK) and the supply voltage of the device. */
/* Increasing the number of wait states because of higher CPU frequency */
if(FLatency > __HAL_FLASH_GET_LATENCY())
80018d0: 4b8f ldr r3, [pc, #572] @ (8001b10 <HAL_RCC_ClockConfig+0x254>)
80018d2: 681b ldr r3, [r3, #0]
80018d4: f003 0301 and.w r3, r3, #1
80018d8: 683a ldr r2, [r7, #0]
80018da: 429a cmp r2, r3
80018dc: d919 bls.n 8001912 <HAL_RCC_ClockConfig+0x56>
{
/* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
__HAL_FLASH_SET_LATENCY(FLatency);
80018de: 683b ldr r3, [r7, #0]
80018e0: 2b01 cmp r3, #1
80018e2: d105 bne.n 80018f0 <HAL_RCC_ClockConfig+0x34>
80018e4: 4b8a ldr r3, [pc, #552] @ (8001b10 <HAL_RCC_ClockConfig+0x254>)
80018e6: 681b ldr r3, [r3, #0]
80018e8: 4a89 ldr r2, [pc, #548] @ (8001b10 <HAL_RCC_ClockConfig+0x254>)
80018ea: f043 0304 orr.w r3, r3, #4
80018ee: 6013 str r3, [r2, #0]
80018f0: 4b87 ldr r3, [pc, #540] @ (8001b10 <HAL_RCC_ClockConfig+0x254>)
80018f2: 681b ldr r3, [r3, #0]
80018f4: f023 0201 bic.w r2, r3, #1
80018f8: 4985 ldr r1, [pc, #532] @ (8001b10 <HAL_RCC_ClockConfig+0x254>)
80018fa: 683b ldr r3, [r7, #0]
80018fc: 4313 orrs r3, r2
80018fe: 600b str r3, [r1, #0]
/* Check that the new number of wait states is taken into account to access the Flash
memory by reading the FLASH_ACR register */
if(__HAL_FLASH_GET_LATENCY() != FLatency)
8001900: 4b83 ldr r3, [pc, #524] @ (8001b10 <HAL_RCC_ClockConfig+0x254>)
8001902: 681b ldr r3, [r3, #0]
8001904: f003 0301 and.w r3, r3, #1
8001908: 683a ldr r2, [r7, #0]
800190a: 429a cmp r2, r3
800190c: d001 beq.n 8001912 <HAL_RCC_ClockConfig+0x56>
{
return HAL_ERROR;
800190e: 2301 movs r3, #1
8001910: e0f9 b.n 8001b06 <HAL_RCC_ClockConfig+0x24a>
}
}
/*-------------------------- HCLK Configuration --------------------------*/
if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
8001912: 687b ldr r3, [r7, #4]
8001914: 681b ldr r3, [r3, #0]
8001916: f003 0302 and.w r3, r3, #2
800191a: 2b00 cmp r3, #0
800191c: d008 beq.n 8001930 <HAL_RCC_ClockConfig+0x74>
{
assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
800191e: 4b7d ldr r3, [pc, #500] @ (8001b14 <HAL_RCC_ClockConfig+0x258>)
8001920: 689b ldr r3, [r3, #8]
8001922: f023 02f0 bic.w r2, r3, #240 @ 0xf0
8001926: 687b ldr r3, [r7, #4]
8001928: 689b ldr r3, [r3, #8]
800192a: 497a ldr r1, [pc, #488] @ (8001b14 <HAL_RCC_ClockConfig+0x258>)
800192c: 4313 orrs r3, r2
800192e: 608b str r3, [r1, #8]
}
/*------------------------- SYSCLK Configuration ---------------------------*/
if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
8001930: 687b ldr r3, [r7, #4]
8001932: 681b ldr r3, [r3, #0]
8001934: f003 0301 and.w r3, r3, #1
8001938: 2b00 cmp r3, #0
800193a: f000 808e beq.w 8001a5a <HAL_RCC_ClockConfig+0x19e>
{
assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
/* HSE is selected as System Clock Source */
if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
800193e: 687b ldr r3, [r7, #4]
8001940: 685b ldr r3, [r3, #4]
8001942: 2b02 cmp r3, #2
8001944: d107 bne.n 8001956 <HAL_RCC_ClockConfig+0x9a>
{
/* Check the HSE ready flag */
if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
8001946: 4b73 ldr r3, [pc, #460] @ (8001b14 <HAL_RCC_ClockConfig+0x258>)
8001948: 681b ldr r3, [r3, #0]
800194a: f403 3300 and.w r3, r3, #131072 @ 0x20000
800194e: 2b00 cmp r3, #0
8001950: d121 bne.n 8001996 <HAL_RCC_ClockConfig+0xda>
{
return HAL_ERROR;
8001952: 2301 movs r3, #1
8001954: e0d7 b.n 8001b06 <HAL_RCC_ClockConfig+0x24a>
}
}
/* PLL is selected as System Clock Source */
else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
8001956: 687b ldr r3, [r7, #4]
8001958: 685b ldr r3, [r3, #4]
800195a: 2b03 cmp r3, #3
800195c: d107 bne.n 800196e <HAL_RCC_ClockConfig+0xb2>
{
/* Check the PLL ready flag */
if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
800195e: 4b6d ldr r3, [pc, #436] @ (8001b14 <HAL_RCC_ClockConfig+0x258>)
8001960: 681b ldr r3, [r3, #0]
8001962: f003 7300 and.w r3, r3, #33554432 @ 0x2000000
8001966: 2b00 cmp r3, #0
8001968: d115 bne.n 8001996 <HAL_RCC_ClockConfig+0xda>
{
return HAL_ERROR;
800196a: 2301 movs r3, #1
800196c: e0cb b.n 8001b06 <HAL_RCC_ClockConfig+0x24a>
}
}
/* HSI is selected as System Clock Source */
else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
800196e: 687b ldr r3, [r7, #4]
8001970: 685b ldr r3, [r3, #4]
8001972: 2b01 cmp r3, #1
8001974: d107 bne.n 8001986 <HAL_RCC_ClockConfig+0xca>
{
/* Check the HSI ready flag */
if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
8001976: 4b67 ldr r3, [pc, #412] @ (8001b14 <HAL_RCC_ClockConfig+0x258>)
8001978: 681b ldr r3, [r3, #0]
800197a: f003 0302 and.w r3, r3, #2
800197e: 2b00 cmp r3, #0
8001980: d109 bne.n 8001996 <HAL_RCC_ClockConfig+0xda>
{
return HAL_ERROR;
8001982: 2301 movs r3, #1
8001984: e0bf b.n 8001b06 <HAL_RCC_ClockConfig+0x24a>
}
/* MSI is selected as System Clock Source */
else
{
/* Check the MSI ready flag */
if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
8001986: 4b63 ldr r3, [pc, #396] @ (8001b14 <HAL_RCC_ClockConfig+0x258>)
8001988: 681b ldr r3, [r3, #0]
800198a: f403 7300 and.w r3, r3, #512 @ 0x200
800198e: 2b00 cmp r3, #0
8001990: d101 bne.n 8001996 <HAL_RCC_ClockConfig+0xda>
{
return HAL_ERROR;
8001992: 2301 movs r3, #1
8001994: e0b7 b.n 8001b06 <HAL_RCC_ClockConfig+0x24a>
}
}
__HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
8001996: 4b5f ldr r3, [pc, #380] @ (8001b14 <HAL_RCC_ClockConfig+0x258>)
8001998: 689b ldr r3, [r3, #8]
800199a: f023 0203 bic.w r2, r3, #3
800199e: 687b ldr r3, [r7, #4]
80019a0: 685b ldr r3, [r3, #4]
80019a2: 495c ldr r1, [pc, #368] @ (8001b14 <HAL_RCC_ClockConfig+0x258>)
80019a4: 4313 orrs r3, r2
80019a6: 608b str r3, [r1, #8]
/* Get Start Tick */
tickstart = HAL_GetTick();
80019a8: f7ff f976 bl 8000c98 <HAL_GetTick>
80019ac: 60f8 str r0, [r7, #12]
if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
80019ae: 687b ldr r3, [r7, #4]
80019b0: 685b ldr r3, [r3, #4]
80019b2: 2b02 cmp r3, #2
80019b4: d112 bne.n 80019dc <HAL_RCC_ClockConfig+0x120>
{
while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
80019b6: e00a b.n 80019ce <HAL_RCC_ClockConfig+0x112>
{
if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
80019b8: f7ff f96e bl 8000c98 <HAL_GetTick>
80019bc: 4602 mov r2, r0
80019be: 68fb ldr r3, [r7, #12]
80019c0: 1ad3 subs r3, r2, r3
80019c2: f241 3288 movw r2, #5000 @ 0x1388
80019c6: 4293 cmp r3, r2
80019c8: d901 bls.n 80019ce <HAL_RCC_ClockConfig+0x112>
{
return HAL_TIMEOUT;
80019ca: 2303 movs r3, #3
80019cc: e09b b.n 8001b06 <HAL_RCC_ClockConfig+0x24a>
while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
80019ce: 4b51 ldr r3, [pc, #324] @ (8001b14 <HAL_RCC_ClockConfig+0x258>)
80019d0: 689b ldr r3, [r3, #8]
80019d2: f003 030c and.w r3, r3, #12
80019d6: 2b08 cmp r3, #8
80019d8: d1ee bne.n 80019b8 <HAL_RCC_ClockConfig+0xfc>
80019da: e03e b.n 8001a5a <HAL_RCC_ClockConfig+0x19e>
}
}
}
else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
80019dc: 687b ldr r3, [r7, #4]
80019de: 685b ldr r3, [r3, #4]
80019e0: 2b03 cmp r3, #3
80019e2: d112 bne.n 8001a0a <HAL_RCC_ClockConfig+0x14e>
{
while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
80019e4: e00a b.n 80019fc <HAL_RCC_ClockConfig+0x140>
{
if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
80019e6: f7ff f957 bl 8000c98 <HAL_GetTick>
80019ea: 4602 mov r2, r0
80019ec: 68fb ldr r3, [r7, #12]
80019ee: 1ad3 subs r3, r2, r3
80019f0: f241 3288 movw r2, #5000 @ 0x1388
80019f4: 4293 cmp r3, r2
80019f6: d901 bls.n 80019fc <HAL_RCC_ClockConfig+0x140>
{
return HAL_TIMEOUT;
80019f8: 2303 movs r3, #3
80019fa: e084 b.n 8001b06 <HAL_RCC_ClockConfig+0x24a>
while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
80019fc: 4b45 ldr r3, [pc, #276] @ (8001b14 <HAL_RCC_ClockConfig+0x258>)
80019fe: 689b ldr r3, [r3, #8]
8001a00: f003 030c and.w r3, r3, #12
8001a04: 2b0c cmp r3, #12
8001a06: d1ee bne.n 80019e6 <HAL_RCC_ClockConfig+0x12a>
8001a08: e027 b.n 8001a5a <HAL_RCC_ClockConfig+0x19e>
}
}
}
else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
8001a0a: 687b ldr r3, [r7, #4]
8001a0c: 685b ldr r3, [r3, #4]
8001a0e: 2b01 cmp r3, #1
8001a10: d11d bne.n 8001a4e <HAL_RCC_ClockConfig+0x192>
{
while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
8001a12: e00a b.n 8001a2a <HAL_RCC_ClockConfig+0x16e>
{
if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
8001a14: f7ff f940 bl 8000c98 <HAL_GetTick>
8001a18: 4602 mov r2, r0
8001a1a: 68fb ldr r3, [r7, #12]
8001a1c: 1ad3 subs r3, r2, r3
8001a1e: f241 3288 movw r2, #5000 @ 0x1388
8001a22: 4293 cmp r3, r2
8001a24: d901 bls.n 8001a2a <HAL_RCC_ClockConfig+0x16e>
{
return HAL_TIMEOUT;
8001a26: 2303 movs r3, #3
8001a28: e06d b.n 8001b06 <HAL_RCC_ClockConfig+0x24a>
while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
8001a2a: 4b3a ldr r3, [pc, #232] @ (8001b14 <HAL_RCC_ClockConfig+0x258>)
8001a2c: 689b ldr r3, [r3, #8]
8001a2e: f003 030c and.w r3, r3, #12
8001a32: 2b04 cmp r3, #4
8001a34: d1ee bne.n 8001a14 <HAL_RCC_ClockConfig+0x158>
8001a36: e010 b.n 8001a5a <HAL_RCC_ClockConfig+0x19e>
}
else
{
while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
{
if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
8001a38: f7ff f92e bl 8000c98 <HAL_GetTick>
8001a3c: 4602 mov r2, r0
8001a3e: 68fb ldr r3, [r7, #12]
8001a40: 1ad3 subs r3, r2, r3
8001a42: f241 3288 movw r2, #5000 @ 0x1388
8001a46: 4293 cmp r3, r2
8001a48: d901 bls.n 8001a4e <HAL_RCC_ClockConfig+0x192>
{
return HAL_TIMEOUT;
8001a4a: 2303 movs r3, #3
8001a4c: e05b b.n 8001b06 <HAL_RCC_ClockConfig+0x24a>
while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
8001a4e: 4b31 ldr r3, [pc, #196] @ (8001b14 <HAL_RCC_ClockConfig+0x258>)
8001a50: 689b ldr r3, [r3, #8]
8001a52: f003 030c and.w r3, r3, #12
8001a56: 2b00 cmp r3, #0
8001a58: d1ee bne.n 8001a38 <HAL_RCC_ClockConfig+0x17c>
}
}
}
}
/* Decreasing the number of wait states because of lower CPU frequency */
if(FLatency < __HAL_FLASH_GET_LATENCY())
8001a5a: 4b2d ldr r3, [pc, #180] @ (8001b10 <HAL_RCC_ClockConfig+0x254>)
8001a5c: 681b ldr r3, [r3, #0]
8001a5e: f003 0301 and.w r3, r3, #1
8001a62: 683a ldr r2, [r7, #0]
8001a64: 429a cmp r2, r3
8001a66: d219 bcs.n 8001a9c <HAL_RCC_ClockConfig+0x1e0>
{
/* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
__HAL_FLASH_SET_LATENCY(FLatency);
8001a68: 683b ldr r3, [r7, #0]
8001a6a: 2b01 cmp r3, #1
8001a6c: d105 bne.n 8001a7a <HAL_RCC_ClockConfig+0x1be>
8001a6e: 4b28 ldr r3, [pc, #160] @ (8001b10 <HAL_RCC_ClockConfig+0x254>)
8001a70: 681b ldr r3, [r3, #0]
8001a72: 4a27 ldr r2, [pc, #156] @ (8001b10 <HAL_RCC_ClockConfig+0x254>)
8001a74: f043 0304 orr.w r3, r3, #4
8001a78: 6013 str r3, [r2, #0]
8001a7a: 4b25 ldr r3, [pc, #148] @ (8001b10 <HAL_RCC_ClockConfig+0x254>)
8001a7c: 681b ldr r3, [r3, #0]
8001a7e: f023 0201 bic.w r2, r3, #1
8001a82: 4923 ldr r1, [pc, #140] @ (8001b10 <HAL_RCC_ClockConfig+0x254>)
8001a84: 683b ldr r3, [r7, #0]
8001a86: 4313 orrs r3, r2
8001a88: 600b str r3, [r1, #0]
/* Check that the new number of wait states is taken into account to access the Flash
memory by reading the FLASH_ACR register */
if(__HAL_FLASH_GET_LATENCY() != FLatency)
8001a8a: 4b21 ldr r3, [pc, #132] @ (8001b10 <HAL_RCC_ClockConfig+0x254>)
8001a8c: 681b ldr r3, [r3, #0]
8001a8e: f003 0301 and.w r3, r3, #1
8001a92: 683a ldr r2, [r7, #0]
8001a94: 429a cmp r2, r3
8001a96: d001 beq.n 8001a9c <HAL_RCC_ClockConfig+0x1e0>
{
return HAL_ERROR;
8001a98: 2301 movs r3, #1
8001a9a: e034 b.n 8001b06 <HAL_RCC_ClockConfig+0x24a>
}
}
/*-------------------------- PCLK1 Configuration ---------------------------*/
if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
8001a9c: 687b ldr r3, [r7, #4]
8001a9e: 681b ldr r3, [r3, #0]
8001aa0: f003 0304 and.w r3, r3, #4
8001aa4: 2b00 cmp r3, #0
8001aa6: d008 beq.n 8001aba <HAL_RCC_ClockConfig+0x1fe>
{
assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
8001aa8: 4b1a ldr r3, [pc, #104] @ (8001b14 <HAL_RCC_ClockConfig+0x258>)
8001aaa: 689b ldr r3, [r3, #8]
8001aac: f423 62e0 bic.w r2, r3, #1792 @ 0x700
8001ab0: 687b ldr r3, [r7, #4]
8001ab2: 68db ldr r3, [r3, #12]
8001ab4: 4917 ldr r1, [pc, #92] @ (8001b14 <HAL_RCC_ClockConfig+0x258>)
8001ab6: 4313 orrs r3, r2
8001ab8: 608b str r3, [r1, #8]
}
/*-------------------------- PCLK2 Configuration ---------------------------*/
if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
8001aba: 687b ldr r3, [r7, #4]
8001abc: 681b ldr r3, [r3, #0]
8001abe: f003 0308 and.w r3, r3, #8
8001ac2: 2b00 cmp r3, #0
8001ac4: d009 beq.n 8001ada <HAL_RCC_ClockConfig+0x21e>
{
assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
8001ac6: 4b13 ldr r3, [pc, #76] @ (8001b14 <HAL_RCC_ClockConfig+0x258>)
8001ac8: 689b ldr r3, [r3, #8]
8001aca: f423 5260 bic.w r2, r3, #14336 @ 0x3800
8001ace: 687b ldr r3, [r7, #4]
8001ad0: 691b ldr r3, [r3, #16]
8001ad2: 00db lsls r3, r3, #3
8001ad4: 490f ldr r1, [pc, #60] @ (8001b14 <HAL_RCC_ClockConfig+0x258>)
8001ad6: 4313 orrs r3, r2
8001ad8: 608b str r3, [r1, #8]
}
/* Update the SystemCoreClock global variable */
SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
8001ada: f000 f823 bl 8001b24 <HAL_RCC_GetSysClockFreq>
8001ade: 4602 mov r2, r0
8001ae0: 4b0c ldr r3, [pc, #48] @ (8001b14 <HAL_RCC_ClockConfig+0x258>)
8001ae2: 689b ldr r3, [r3, #8]
8001ae4: 091b lsrs r3, r3, #4
8001ae6: f003 030f and.w r3, r3, #15
8001aea: 490b ldr r1, [pc, #44] @ (8001b18 <HAL_RCC_ClockConfig+0x25c>)
8001aec: 5ccb ldrb r3, [r1, r3]
8001aee: fa22 f303 lsr.w r3, r2, r3
8001af2: 4a0a ldr r2, [pc, #40] @ (8001b1c <HAL_RCC_ClockConfig+0x260>)
8001af4: 6013 str r3, [r2, #0]
/* Configure the source of time base considering new system clocks settings*/
status = HAL_InitTick(uwTickPrio);
8001af6: 4b0a ldr r3, [pc, #40] @ (8001b20 <HAL_RCC_ClockConfig+0x264>)
8001af8: 681b ldr r3, [r3, #0]
8001afa: 4618 mov r0, r3
8001afc: f7ff f880 bl 8000c00 <HAL_InitTick>
8001b00: 4603 mov r3, r0
8001b02: 72fb strb r3, [r7, #11]
return status;
8001b04: 7afb ldrb r3, [r7, #11]
}
8001b06: 4618 mov r0, r3
8001b08: 3710 adds r7, #16
8001b0a: 46bd mov sp, r7
8001b0c: bd80 pop {r7, pc}
8001b0e: bf00 nop
8001b10: 40023c00 .word 0x40023c00
8001b14: 40023800 .word 0x40023800
8001b18: 08002f78 .word 0x08002f78
8001b1c: 20000000 .word 0x20000000
8001b20: 20000004 .word 0x20000004
08001b24 <HAL_RCC_GetSysClockFreq>:
* right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
*
* @retval SYSCLK frequency
*/
uint32_t HAL_RCC_GetSysClockFreq(void)
{
8001b24: e92d 4fb0 stmdb sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
8001b28: b08e sub sp, #56 @ 0x38
8001b2a: af00 add r7, sp, #0
uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;
tmpreg = RCC->CFGR;
8001b2c: 4b58 ldr r3, [pc, #352] @ (8001c90 <HAL_RCC_GetSysClockFreq+0x16c>)
8001b2e: 689b ldr r3, [r3, #8]
8001b30: 62fb str r3, [r7, #44] @ 0x2c
/* Get SYSCLK source -------------------------------------------------------*/
switch (tmpreg & RCC_CFGR_SWS)
8001b32: 6afb ldr r3, [r7, #44] @ 0x2c
8001b34: f003 030c and.w r3, r3, #12
8001b38: 2b0c cmp r3, #12
8001b3a: d00d beq.n 8001b58 <HAL_RCC_GetSysClockFreq+0x34>
8001b3c: 2b0c cmp r3, #12
8001b3e: f200 8092 bhi.w 8001c66 <HAL_RCC_GetSysClockFreq+0x142>
8001b42: 2b04 cmp r3, #4
8001b44: d002 beq.n 8001b4c <HAL_RCC_GetSysClockFreq+0x28>
8001b46: 2b08 cmp r3, #8
8001b48: d003 beq.n 8001b52 <HAL_RCC_GetSysClockFreq+0x2e>
8001b4a: e08c b.n 8001c66 <HAL_RCC_GetSysClockFreq+0x142>
{
case RCC_SYSCLKSOURCE_STATUS_HSI: /* HSI used as system clock source */
{
sysclockfreq = HSI_VALUE;
8001b4c: 4b51 ldr r3, [pc, #324] @ (8001c94 <HAL_RCC_GetSysClockFreq+0x170>)
8001b4e: 633b str r3, [r7, #48] @ 0x30
break;
8001b50: e097 b.n 8001c82 <HAL_RCC_GetSysClockFreq+0x15e>
}
case RCC_SYSCLKSOURCE_STATUS_HSE: /* HSE used as system clock */
{
sysclockfreq = HSE_VALUE;
8001b52: 4b51 ldr r3, [pc, #324] @ (8001c98 <HAL_RCC_GetSysClockFreq+0x174>)
8001b54: 633b str r3, [r7, #48] @ 0x30
break;
8001b56: e094 b.n 8001c82 <HAL_RCC_GetSysClockFreq+0x15e>
}
case RCC_SYSCLKSOURCE_STATUS_PLLCLK: /* PLL used as system clock */
{
pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
8001b58: 6afb ldr r3, [r7, #44] @ 0x2c
8001b5a: 0c9b lsrs r3, r3, #18
8001b5c: f003 020f and.w r2, r3, #15
8001b60: 4b4e ldr r3, [pc, #312] @ (8001c9c <HAL_RCC_GetSysClockFreq+0x178>)
8001b62: 5c9b ldrb r3, [r3, r2]
8001b64: 62bb str r3, [r7, #40] @ 0x28
plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
8001b66: 6afb ldr r3, [r7, #44] @ 0x2c
8001b68: 0d9b lsrs r3, r3, #22
8001b6a: f003 0303 and.w r3, r3, #3
8001b6e: 3301 adds r3, #1
8001b70: 627b str r3, [r7, #36] @ 0x24
if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
8001b72: 4b47 ldr r3, [pc, #284] @ (8001c90 <HAL_RCC_GetSysClockFreq+0x16c>)
8001b74: 689b ldr r3, [r3, #8]
8001b76: f403 3380 and.w r3, r3, #65536 @ 0x10000
8001b7a: 2b00 cmp r3, #0
8001b7c: d021 beq.n 8001bc2 <HAL_RCC_GetSysClockFreq+0x9e>
{
/* HSE used as PLL clock source */
pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
8001b7e: 6abb ldr r3, [r7, #40] @ 0x28
8001b80: 2200 movs r2, #0
8001b82: 61bb str r3, [r7, #24]
8001b84: 61fa str r2, [r7, #28]
8001b86: 4b44 ldr r3, [pc, #272] @ (8001c98 <HAL_RCC_GetSysClockFreq+0x174>)
8001b88: e9d7 8906 ldrd r8, r9, [r7, #24]
8001b8c: 464a mov r2, r9
8001b8e: fb03 f202 mul.w r2, r3, r2
8001b92: 2300 movs r3, #0
8001b94: 4644 mov r4, r8
8001b96: fb04 f303 mul.w r3, r4, r3
8001b9a: 4413 add r3, r2
8001b9c: 4a3e ldr r2, [pc, #248] @ (8001c98 <HAL_RCC_GetSysClockFreq+0x174>)
8001b9e: 4644 mov r4, r8
8001ba0: fba4 0102 umull r0, r1, r4, r2
8001ba4: 440b add r3, r1
8001ba6: 4619 mov r1, r3
8001ba8: 6a7b ldr r3, [r7, #36] @ 0x24
8001baa: 2200 movs r2, #0
8001bac: 613b str r3, [r7, #16]
8001bae: 617a str r2, [r7, #20]
8001bb0: e9d7 2304 ldrd r2, r3, [r7, #16]
8001bb4: f7fe fae2 bl 800017c <__aeabi_uldivmod>
8001bb8: 4602 mov r2, r0
8001bba: 460b mov r3, r1
8001bbc: 4613 mov r3, r2
8001bbe: 637b str r3, [r7, #52] @ 0x34
8001bc0: e04e b.n 8001c60 <HAL_RCC_GetSysClockFreq+0x13c>
}
else
{
/* HSI used as PLL clock source */
pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
8001bc2: 6abb ldr r3, [r7, #40] @ 0x28
8001bc4: 2200 movs r2, #0
8001bc6: 469a mov sl, r3
8001bc8: 4693 mov fp, r2
8001bca: 4652 mov r2, sl
8001bcc: 465b mov r3, fp
8001bce: f04f 0000 mov.w r0, #0
8001bd2: f04f 0100 mov.w r1, #0
8001bd6: 0159 lsls r1, r3, #5
8001bd8: ea41 61d2 orr.w r1, r1, r2, lsr #27
8001bdc: 0150 lsls r0, r2, #5
8001bde: 4602 mov r2, r0
8001be0: 460b mov r3, r1
8001be2: ebb2 080a subs.w r8, r2, sl
8001be6: eb63 090b sbc.w r9, r3, fp
8001bea: f04f 0200 mov.w r2, #0
8001bee: f04f 0300 mov.w r3, #0
8001bf2: ea4f 1389 mov.w r3, r9, lsl #6
8001bf6: ea43 6398 orr.w r3, r3, r8, lsr #26
8001bfa: ea4f 1288 mov.w r2, r8, lsl #6
8001bfe: ebb2 0408 subs.w r4, r2, r8
8001c02: eb63 0509 sbc.w r5, r3, r9
8001c06: f04f 0200 mov.w r2, #0
8001c0a: f04f 0300 mov.w r3, #0
8001c0e: 00eb lsls r3, r5, #3
8001c10: ea43 7354 orr.w r3, r3, r4, lsr #29
8001c14: 00e2 lsls r2, r4, #3
8001c16: 4614 mov r4, r2
8001c18: 461d mov r5, r3
8001c1a: eb14 030a adds.w r3, r4, sl
8001c1e: 603b str r3, [r7, #0]
8001c20: eb45 030b adc.w r3, r5, fp
8001c24: 607b str r3, [r7, #4]
8001c26: f04f 0200 mov.w r2, #0
8001c2a: f04f 0300 mov.w r3, #0
8001c2e: e9d7 4500 ldrd r4, r5, [r7]
8001c32: 4629 mov r1, r5
8001c34: 028b lsls r3, r1, #10
8001c36: 4620 mov r0, r4
8001c38: 4629 mov r1, r5
8001c3a: 4604 mov r4, r0
8001c3c: ea43 5394 orr.w r3, r3, r4, lsr #22
8001c40: 4601 mov r1, r0
8001c42: 028a lsls r2, r1, #10
8001c44: 4610 mov r0, r2
8001c46: 4619 mov r1, r3
8001c48: 6a7b ldr r3, [r7, #36] @ 0x24
8001c4a: 2200 movs r2, #0
8001c4c: 60bb str r3, [r7, #8]
8001c4e: 60fa str r2, [r7, #12]
8001c50: e9d7 2302 ldrd r2, r3, [r7, #8]
8001c54: f7fe fa92 bl 800017c <__aeabi_uldivmod>
8001c58: 4602 mov r2, r0
8001c5a: 460b mov r3, r1
8001c5c: 4613 mov r3, r2
8001c5e: 637b str r3, [r7, #52] @ 0x34
}
sysclockfreq = pllvco;
8001c60: 6b7b ldr r3, [r7, #52] @ 0x34
8001c62: 633b str r3, [r7, #48] @ 0x30
break;
8001c64: e00d b.n 8001c82 <HAL_RCC_GetSysClockFreq+0x15e>
}
case RCC_SYSCLKSOURCE_STATUS_MSI: /* MSI used as system clock source */
default: /* MSI used as system clock */
{
msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
8001c66: 4b0a ldr r3, [pc, #40] @ (8001c90 <HAL_RCC_GetSysClockFreq+0x16c>)
8001c68: 685b ldr r3, [r3, #4]
8001c6a: 0b5b lsrs r3, r3, #13
8001c6c: f003 0307 and.w r3, r3, #7
8001c70: 623b str r3, [r7, #32]
sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
8001c72: 6a3b ldr r3, [r7, #32]
8001c74: 3301 adds r3, #1
8001c76: f44f 4200 mov.w r2, #32768 @ 0x8000
8001c7a: fa02 f303 lsl.w r3, r2, r3
8001c7e: 633b str r3, [r7, #48] @ 0x30
break;
8001c80: bf00 nop
}
}
return sysclockfreq;
8001c82: 6b3b ldr r3, [r7, #48] @ 0x30
}
8001c84: 4618 mov r0, r3
8001c86: 3738 adds r7, #56 @ 0x38
8001c88: 46bd mov sp, r7
8001c8a: e8bd 8fb0 ldmia.w sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
8001c8e: bf00 nop
8001c90: 40023800 .word 0x40023800
8001c94: 00f42400 .word 0x00f42400
8001c98: 016e3600 .word 0x016e3600
8001c9c: 08002f6c .word 0x08002f6c
08001ca0 <RCC_SetFlashLatencyFromMSIRange>:
voltage range
* @param MSIrange MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
* @retval HAL status
*/
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
8001ca0: b480 push {r7}
8001ca2: b087 sub sp, #28
8001ca4: af00 add r7, sp, #0
8001ca6: 6078 str r0, [r7, #4]
uint32_t vos;
uint32_t latency = FLASH_LATENCY_0; /* default value 0WS */
8001ca8: 2300 movs r3, #0
8001caa: 613b str r3, [r7, #16]
/* HCLK can reach 4 MHz only if AHB prescaler = 1 */
if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
8001cac: 4b29 ldr r3, [pc, #164] @ (8001d54 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
8001cae: 689b ldr r3, [r3, #8]
8001cb0: f003 03f0 and.w r3, r3, #240 @ 0xf0
8001cb4: 2b00 cmp r3, #0
8001cb6: d12c bne.n 8001d12 <RCC_SetFlashLatencyFromMSIRange+0x72>
{
if(__HAL_RCC_PWR_IS_CLK_ENABLED())
8001cb8: 4b26 ldr r3, [pc, #152] @ (8001d54 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
8001cba: 6a5b ldr r3, [r3, #36] @ 0x24
8001cbc: f003 5380 and.w r3, r3, #268435456 @ 0x10000000
8001cc0: 2b00 cmp r3, #0
8001cc2: d005 beq.n 8001cd0 <RCC_SetFlashLatencyFromMSIRange+0x30>
{
vos = READ_BIT(PWR->CR, PWR_CR_VOS);
8001cc4: 4b24 ldr r3, [pc, #144] @ (8001d58 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
8001cc6: 681b ldr r3, [r3, #0]
8001cc8: f403 53c0 and.w r3, r3, #6144 @ 0x1800
8001ccc: 617b str r3, [r7, #20]
8001cce: e016 b.n 8001cfe <RCC_SetFlashLatencyFromMSIRange+0x5e>
}
else
{
__HAL_RCC_PWR_CLK_ENABLE();
8001cd0: 4b20 ldr r3, [pc, #128] @ (8001d54 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
8001cd2: 6a5b ldr r3, [r3, #36] @ 0x24
8001cd4: 4a1f ldr r2, [pc, #124] @ (8001d54 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
8001cd6: f043 5380 orr.w r3, r3, #268435456 @ 0x10000000
8001cda: 6253 str r3, [r2, #36] @ 0x24
8001cdc: 4b1d ldr r3, [pc, #116] @ (8001d54 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
8001cde: 6a5b ldr r3, [r3, #36] @ 0x24
8001ce0: f003 5380 and.w r3, r3, #268435456 @ 0x10000000
8001ce4: 60fb str r3, [r7, #12]
8001ce6: 68fb ldr r3, [r7, #12]
vos = READ_BIT(PWR->CR, PWR_CR_VOS);
8001ce8: 4b1b ldr r3, [pc, #108] @ (8001d58 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
8001cea: 681b ldr r3, [r3, #0]
8001cec: f403 53c0 and.w r3, r3, #6144 @ 0x1800
8001cf0: 617b str r3, [r7, #20]
__HAL_RCC_PWR_CLK_DISABLE();
8001cf2: 4b18 ldr r3, [pc, #96] @ (8001d54 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
8001cf4: 6a5b ldr r3, [r3, #36] @ 0x24
8001cf6: 4a17 ldr r2, [pc, #92] @ (8001d54 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
8001cf8: f023 5380 bic.w r3, r3, #268435456 @ 0x10000000
8001cfc: 6253 str r3, [r2, #36] @ 0x24
}
/* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
8001cfe: 697b ldr r3, [r7, #20]
8001d00: f5b3 5fc0 cmp.w r3, #6144 @ 0x1800
8001d04: d105 bne.n 8001d12 <RCC_SetFlashLatencyFromMSIRange+0x72>
8001d06: 687b ldr r3, [r7, #4]
8001d08: f5b3 4f40 cmp.w r3, #49152 @ 0xc000
8001d0c: d101 bne.n 8001d12 <RCC_SetFlashLatencyFromMSIRange+0x72>
{
latency = FLASH_LATENCY_1; /* 1WS */
8001d0e: 2301 movs r3, #1
8001d10: 613b str r3, [r7, #16]
}
}
__HAL_FLASH_SET_LATENCY(latency);
8001d12: 693b ldr r3, [r7, #16]
8001d14: 2b01 cmp r3, #1
8001d16: d105 bne.n 8001d24 <RCC_SetFlashLatencyFromMSIRange+0x84>
8001d18: 4b10 ldr r3, [pc, #64] @ (8001d5c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
8001d1a: 681b ldr r3, [r3, #0]
8001d1c: 4a0f ldr r2, [pc, #60] @ (8001d5c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
8001d1e: f043 0304 orr.w r3, r3, #4
8001d22: 6013 str r3, [r2, #0]
8001d24: 4b0d ldr r3, [pc, #52] @ (8001d5c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
8001d26: 681b ldr r3, [r3, #0]
8001d28: f023 0201 bic.w r2, r3, #1
8001d2c: 490b ldr r1, [pc, #44] @ (8001d5c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
8001d2e: 693b ldr r3, [r7, #16]
8001d30: 4313 orrs r3, r2
8001d32: 600b str r3, [r1, #0]
/* Check that the new number of wait states is taken into account to access the Flash
memory by reading the FLASH_ACR register */
if(__HAL_FLASH_GET_LATENCY() != latency)
8001d34: 4b09 ldr r3, [pc, #36] @ (8001d5c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
8001d36: 681b ldr r3, [r3, #0]
8001d38: f003 0301 and.w r3, r3, #1
8001d3c: 693a ldr r2, [r7, #16]
8001d3e: 429a cmp r2, r3
8001d40: d001 beq.n 8001d46 <RCC_SetFlashLatencyFromMSIRange+0xa6>
{
return HAL_ERROR;
8001d42: 2301 movs r3, #1
8001d44: e000 b.n 8001d48 <RCC_SetFlashLatencyFromMSIRange+0xa8>
}
return HAL_OK;
8001d46: 2300 movs r3, #0
}
8001d48: 4618 mov r0, r3
8001d4a: 371c adds r7, #28
8001d4c: 46bd mov sp, r7
8001d4e: bc80 pop {r7}
8001d50: 4770 bx lr
8001d52: bf00 nop
8001d54: 40023800 .word 0x40023800
8001d58: 40007000 .word 0x40007000
8001d5c: 40023c00 .word 0x40023c00
08001d60 <HAL_SPI_Init>:
* @param hspi pointer to a SPI_HandleTypeDef structure that contains
* the configuration information for SPI module.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
8001d60: b580 push {r7, lr}
8001d62: b082 sub sp, #8
8001d64: af00 add r7, sp, #0
8001d66: 6078 str r0, [r7, #4]
/* Check the SPI handle allocation */
if (hspi == NULL)
8001d68: 687b ldr r3, [r7, #4]
8001d6a: 2b00 cmp r3, #0
8001d6c: d101 bne.n 8001d72 <HAL_SPI_Init+0x12>
{
return HAL_ERROR;
8001d6e: 2301 movs r3, #1
8001d70: e07b b.n 8001e6a <HAL_SPI_Init+0x10a>
assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
/* TI mode is not supported on all devices in stm32l1xx series.
TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE if TI mode is not supported */
assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
8001d72: 687b ldr r3, [r7, #4]
8001d74: 6a5b ldr r3, [r3, #36] @ 0x24
8001d76: 2b00 cmp r3, #0
8001d78: d108 bne.n 8001d8c <HAL_SPI_Init+0x2c>
{
assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
if (hspi->Init.Mode == SPI_MODE_MASTER)
8001d7a: 687b ldr r3, [r7, #4]
8001d7c: 685b ldr r3, [r3, #4]
8001d7e: f5b3 7f82 cmp.w r3, #260 @ 0x104
8001d82: d009 beq.n 8001d98 <HAL_SPI_Init+0x38>
assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
}
else
{
/* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
8001d84: 687b ldr r3, [r7, #4]
8001d86: 2200 movs r2, #0
8001d88: 61da str r2, [r3, #28]
8001d8a: e005 b.n 8001d98 <HAL_SPI_Init+0x38>
else
{
assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
/* Force polarity and phase to TI protocaol requirements */
hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
8001d8c: 687b ldr r3, [r7, #4]
8001d8e: 2200 movs r2, #0
8001d90: 611a str r2, [r3, #16]
hspi->Init.CLKPhase = SPI_PHASE_1EDGE;
8001d92: 687b ldr r3, [r7, #4]
8001d94: 2200 movs r2, #0
8001d96: 615a str r2, [r3, #20]
if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
{
assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
}
#else
hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
8001d98: 687b ldr r3, [r7, #4]
8001d9a: 2200 movs r2, #0
8001d9c: 629a str r2, [r3, #40] @ 0x28
#endif /* USE_SPI_CRC */
if (hspi->State == HAL_SPI_STATE_RESET)
8001d9e: 687b ldr r3, [r7, #4]
8001da0: f893 3051 ldrb.w r3, [r3, #81] @ 0x51
8001da4: b2db uxtb r3, r3
8001da6: 2b00 cmp r3, #0
8001da8: d106 bne.n 8001db8 <HAL_SPI_Init+0x58>
{
/* Allocate lock resource and initialize it */
hspi->Lock = HAL_UNLOCKED;
8001daa: 687b ldr r3, [r7, #4]
8001dac: 2200 movs r2, #0
8001dae: f883 2050 strb.w r2, [r3, #80] @ 0x50
/* Init the low level hardware : GPIO, CLOCK, NVIC... */
hspi->MspInitCallback(hspi);
#else
/* Init the low level hardware : GPIO, CLOCK, NVIC... */
HAL_SPI_MspInit(hspi);
8001db2: 6878 ldr r0, [r7, #4]
8001db4: f7fe fd5c bl 8000870 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
hspi->State = HAL_SPI_STATE_BUSY;
8001db8: 687b ldr r3, [r7, #4]
8001dba: 2202 movs r2, #2
8001dbc: f883 2051 strb.w r2, [r3, #81] @ 0x51
/* Disable the selected SPI peripheral */
__HAL_SPI_DISABLE(hspi);
8001dc0: 687b ldr r3, [r7, #4]
8001dc2: 681b ldr r3, [r3, #0]
8001dc4: 681a ldr r2, [r3, #0]
8001dc6: 687b ldr r3, [r7, #4]
8001dc8: 681b ldr r3, [r3, #0]
8001dca: f022 0240 bic.w r2, r2, #64 @ 0x40
8001dce: 601a str r2, [r3, #0]
/*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
/* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
Communication speed, First bit and CRC calculation state */
WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
8001dd0: 687b ldr r3, [r7, #4]
8001dd2: 685b ldr r3, [r3, #4]
8001dd4: f403 7282 and.w r2, r3, #260 @ 0x104
8001dd8: 687b ldr r3, [r7, #4]
8001dda: 689b ldr r3, [r3, #8]
8001ddc: f403 4304 and.w r3, r3, #33792 @ 0x8400
8001de0: 431a orrs r2, r3
8001de2: 687b ldr r3, [r7, #4]
8001de4: 68db ldr r3, [r3, #12]
8001de6: f403 6300 and.w r3, r3, #2048 @ 0x800
8001dea: 431a orrs r2, r3
8001dec: 687b ldr r3, [r7, #4]
8001dee: 691b ldr r3, [r3, #16]
8001df0: f003 0302 and.w r3, r3, #2
8001df4: 431a orrs r2, r3
8001df6: 687b ldr r3, [r7, #4]
8001df8: 695b ldr r3, [r3, #20]
8001dfa: f003 0301 and.w r3, r3, #1
8001dfe: 431a orrs r2, r3
8001e00: 687b ldr r3, [r7, #4]
8001e02: 699b ldr r3, [r3, #24]
8001e04: f403 7300 and.w r3, r3, #512 @ 0x200
8001e08: 431a orrs r2, r3
8001e0a: 687b ldr r3, [r7, #4]
8001e0c: 69db ldr r3, [r3, #28]
8001e0e: f003 0338 and.w r3, r3, #56 @ 0x38
8001e12: 431a orrs r2, r3
8001e14: 687b ldr r3, [r7, #4]
8001e16: 6a1b ldr r3, [r3, #32]
8001e18: f003 0380 and.w r3, r3, #128 @ 0x80
8001e1c: ea42 0103 orr.w r1, r2, r3
8001e20: 687b ldr r3, [r7, #4]
8001e22: 6a9b ldr r3, [r3, #40] @ 0x28
8001e24: f403 5200 and.w r2, r3, #8192 @ 0x2000
8001e28: 687b ldr r3, [r7, #4]
8001e2a: 681b ldr r3, [r3, #0]
8001e2c: 430a orrs r2, r1
8001e2e: 601a str r2, [r3, #0]
(hspi->Init.FirstBit & SPI_CR1_LSBFIRST) |
(hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));
#if defined(SPI_CR2_FRF)
/* Configure : NSS management, TI Mode */
WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
8001e30: 687b ldr r3, [r7, #4]
8001e32: 699b ldr r3, [r3, #24]
8001e34: 0c1b lsrs r3, r3, #16
8001e36: f003 0104 and.w r1, r3, #4
8001e3a: 687b ldr r3, [r7, #4]
8001e3c: 6a5b ldr r3, [r3, #36] @ 0x24
8001e3e: f003 0210 and.w r2, r3, #16
8001e42: 687b ldr r3, [r7, #4]
8001e44: 681b ldr r3, [r3, #0]
8001e46: 430a orrs r2, r1
8001e48: 605a str r2, [r3, #4]
}
#endif /* USE_SPI_CRC */
#if defined(SPI_I2SCFGR_I2SMOD)
/* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
8001e4a: 687b ldr r3, [r7, #4]
8001e4c: 681b ldr r3, [r3, #0]
8001e4e: 69da ldr r2, [r3, #28]
8001e50: 687b ldr r3, [r7, #4]
8001e52: 681b ldr r3, [r3, #0]
8001e54: f422 6200 bic.w r2, r2, #2048 @ 0x800
8001e58: 61da str r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */
hspi->ErrorCode = HAL_SPI_ERROR_NONE;
8001e5a: 687b ldr r3, [r7, #4]
8001e5c: 2200 movs r2, #0
8001e5e: 655a str r2, [r3, #84] @ 0x54
hspi->State = HAL_SPI_STATE_READY;
8001e60: 687b ldr r3, [r7, #4]
8001e62: 2201 movs r2, #1
8001e64: f883 2051 strb.w r2, [r3, #81] @ 0x51
return HAL_OK;
8001e68: 2300 movs r3, #0
}
8001e6a: 4618 mov r0, r3
8001e6c: 3708 adds r7, #8
8001e6e: 46bd mov sp, r7
8001e70: bd80 pop {r7, pc}
08001e72 <HAL_SPI_Transmit>:
* @param Size amount of data elements (u8 or u16) to be sent
* @param Timeout Timeout duration in ms
* @retval HAL status
*/
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
8001e72: b580 push {r7, lr}
8001e74: b088 sub sp, #32
8001e76: af00 add r7, sp, #0
8001e78: 60f8 str r0, [r7, #12]
8001e7a: 60b9 str r1, [r7, #8]
8001e7c: 603b str r3, [r7, #0]
8001e7e: 4613 mov r3, r2
8001e80: 80fb strh r3, [r7, #6]
/* Check Direction parameter */
assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
/* Init tickstart for timeout management*/
tickstart = HAL_GetTick();
8001e82: f7fe ff09 bl 8000c98 <HAL_GetTick>
8001e86: 61f8 str r0, [r7, #28]
initial_TxXferCount = Size;
8001e88: 88fb ldrh r3, [r7, #6]
8001e8a: 837b strh r3, [r7, #26]
if (hspi->State != HAL_SPI_STATE_READY)
8001e8c: 68fb ldr r3, [r7, #12]
8001e8e: f893 3051 ldrb.w r3, [r3, #81] @ 0x51
8001e92: b2db uxtb r3, r3
8001e94: 2b01 cmp r3, #1
8001e96: d001 beq.n 8001e9c <HAL_SPI_Transmit+0x2a>
{
return HAL_BUSY;
8001e98: 2302 movs r3, #2
8001e9a: e12a b.n 80020f2 <HAL_SPI_Transmit+0x280>
}
if ((pData == NULL) || (Size == 0U))
8001e9c: 68bb ldr r3, [r7, #8]
8001e9e: 2b00 cmp r3, #0
8001ea0: d002 beq.n 8001ea8 <HAL_SPI_Transmit+0x36>
8001ea2: 88fb ldrh r3, [r7, #6]
8001ea4: 2b00 cmp r3, #0
8001ea6: d101 bne.n 8001eac <HAL_SPI_Transmit+0x3a>
{
return HAL_ERROR;
8001ea8: 2301 movs r3, #1
8001eaa: e122 b.n 80020f2 <HAL_SPI_Transmit+0x280>
}
/* Process Locked */
__HAL_LOCK(hspi);
8001eac: 68fb ldr r3, [r7, #12]
8001eae: f893 3050 ldrb.w r3, [r3, #80] @ 0x50
8001eb2: 2b01 cmp r3, #1
8001eb4: d101 bne.n 8001eba <HAL_SPI_Transmit+0x48>
8001eb6: 2302 movs r3, #2
8001eb8: e11b b.n 80020f2 <HAL_SPI_Transmit+0x280>
8001eba: 68fb ldr r3, [r7, #12]
8001ebc: 2201 movs r2, #1
8001ebe: f883 2050 strb.w r2, [r3, #80] @ 0x50
/* Set the transaction information */
hspi->State = HAL_SPI_STATE_BUSY_TX;
8001ec2: 68fb ldr r3, [r7, #12]
8001ec4: 2203 movs r2, #3
8001ec6: f883 2051 strb.w r2, [r3, #81] @ 0x51
hspi->ErrorCode = HAL_SPI_ERROR_NONE;
8001eca: 68fb ldr r3, [r7, #12]
8001ecc: 2200 movs r2, #0
8001ece: 655a str r2, [r3, #84] @ 0x54
hspi->pTxBuffPtr = (const uint8_t *)pData;
8001ed0: 68fb ldr r3, [r7, #12]
8001ed2: 68ba ldr r2, [r7, #8]
8001ed4: 631a str r2, [r3, #48] @ 0x30
hspi->TxXferSize = Size;
8001ed6: 68fb ldr r3, [r7, #12]
8001ed8: 88fa ldrh r2, [r7, #6]
8001eda: 869a strh r2, [r3, #52] @ 0x34
hspi->TxXferCount = Size;
8001edc: 68fb ldr r3, [r7, #12]
8001ede: 88fa ldrh r2, [r7, #6]
8001ee0: 86da strh r2, [r3, #54] @ 0x36
/*Init field not used in handle to zero */
hspi->pRxBuffPtr = (uint8_t *)NULL;
8001ee2: 68fb ldr r3, [r7, #12]
8001ee4: 2200 movs r2, #0
8001ee6: 639a str r2, [r3, #56] @ 0x38
hspi->RxXferSize = 0U;
8001ee8: 68fb ldr r3, [r7, #12]
8001eea: 2200 movs r2, #0
8001eec: 879a strh r2, [r3, #60] @ 0x3c
hspi->RxXferCount = 0U;
8001eee: 68fb ldr r3, [r7, #12]
8001ef0: 2200 movs r2, #0
8001ef2: 87da strh r2, [r3, #62] @ 0x3e
hspi->TxISR = NULL;
8001ef4: 68fb ldr r3, [r7, #12]
8001ef6: 2200 movs r2, #0
8001ef8: 645a str r2, [r3, #68] @ 0x44
hspi->RxISR = NULL;
8001efa: 68fb ldr r3, [r7, #12]
8001efc: 2200 movs r2, #0
8001efe: 641a str r2, [r3, #64] @ 0x40
/* Configure communication direction : 1Line */
if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
8001f00: 68fb ldr r3, [r7, #12]
8001f02: 689b ldr r3, [r3, #8]
8001f04: f5b3 4f00 cmp.w r3, #32768 @ 0x8000
8001f08: d10f bne.n 8001f2a <HAL_SPI_Transmit+0xb8>
{
/* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
__HAL_SPI_DISABLE(hspi);
8001f0a: 68fb ldr r3, [r7, #12]
8001f0c: 681b ldr r3, [r3, #0]
8001f0e: 681a ldr r2, [r3, #0]
8001f10: 68fb ldr r3, [r7, #12]
8001f12: 681b ldr r3, [r3, #0]
8001f14: f022 0240 bic.w r2, r2, #64 @ 0x40
8001f18: 601a str r2, [r3, #0]
SPI_1LINE_TX(hspi);
8001f1a: 68fb ldr r3, [r7, #12]
8001f1c: 681b ldr r3, [r3, #0]
8001f1e: 681a ldr r2, [r3, #0]
8001f20: 68fb ldr r3, [r7, #12]
8001f22: 681b ldr r3, [r3, #0]
8001f24: f442 4280 orr.w r2, r2, #16384 @ 0x4000
8001f28: 601a str r2, [r3, #0]
SPI_RESET_CRC(hspi);
}
#endif /* USE_SPI_CRC */
/* Check if the SPI is already enabled */
if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
8001f2a: 68fb ldr r3, [r7, #12]
8001f2c: 681b ldr r3, [r3, #0]
8001f2e: 681b ldr r3, [r3, #0]
8001f30: f003 0340 and.w r3, r3, #64 @ 0x40
8001f34: 2b40 cmp r3, #64 @ 0x40
8001f36: d007 beq.n 8001f48 <HAL_SPI_Transmit+0xd6>
{
/* Enable SPI peripheral */
__HAL_SPI_ENABLE(hspi);
8001f38: 68fb ldr r3, [r7, #12]
8001f3a: 681b ldr r3, [r3, #0]
8001f3c: 681a ldr r2, [r3, #0]
8001f3e: 68fb ldr r3, [r7, #12]
8001f40: 681b ldr r3, [r3, #0]
8001f42: f042 0240 orr.w r2, r2, #64 @ 0x40
8001f46: 601a str r2, [r3, #0]
}
/* Transmit data in 16 Bit mode */
if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
8001f48: 68fb ldr r3, [r7, #12]
8001f4a: 68db ldr r3, [r3, #12]
8001f4c: f5b3 6f00 cmp.w r3, #2048 @ 0x800
8001f50: d152 bne.n 8001ff8 <HAL_SPI_Transmit+0x186>
{
if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
8001f52: 68fb ldr r3, [r7, #12]
8001f54: 685b ldr r3, [r3, #4]
8001f56: 2b00 cmp r3, #0
8001f58: d002 beq.n 8001f60 <HAL_SPI_Transmit+0xee>
8001f5a: 8b7b ldrh r3, [r7, #26]
8001f5c: 2b01 cmp r3, #1
8001f5e: d145 bne.n 8001fec <HAL_SPI_Transmit+0x17a>
{
hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
8001f60: 68fb ldr r3, [r7, #12]
8001f62: 6b1b ldr r3, [r3, #48] @ 0x30
8001f64: 881a ldrh r2, [r3, #0]
8001f66: 68fb ldr r3, [r7, #12]
8001f68: 681b ldr r3, [r3, #0]
8001f6a: 60da str r2, [r3, #12]
hspi->pTxBuffPtr += sizeof(uint16_t);
8001f6c: 68fb ldr r3, [r7, #12]
8001f6e: 6b1b ldr r3, [r3, #48] @ 0x30
8001f70: 1c9a adds r2, r3, #2
8001f72: 68fb ldr r3, [r7, #12]
8001f74: 631a str r2, [r3, #48] @ 0x30
hspi->TxXferCount--;
8001f76: 68fb ldr r3, [r7, #12]
8001f78: 8edb ldrh r3, [r3, #54] @ 0x36
8001f7a: b29b uxth r3, r3
8001f7c: 3b01 subs r3, #1
8001f7e: b29a uxth r2, r3
8001f80: 68fb ldr r3, [r7, #12]
8001f82: 86da strh r2, [r3, #54] @ 0x36
}
/* Transmit data in 16 Bit mode */
while (hspi->TxXferCount > 0U)
8001f84: e032 b.n 8001fec <HAL_SPI_Transmit+0x17a>
{
/* Wait until TXE flag is set to send data */
if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
8001f86: 68fb ldr r3, [r7, #12]
8001f88: 681b ldr r3, [r3, #0]
8001f8a: 689b ldr r3, [r3, #8]
8001f8c: f003 0302 and.w r3, r3, #2
8001f90: 2b02 cmp r3, #2
8001f92: d112 bne.n 8001fba <HAL_SPI_Transmit+0x148>
{
hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
8001f94: 68fb ldr r3, [r7, #12]
8001f96: 6b1b ldr r3, [r3, #48] @ 0x30
8001f98: 881a ldrh r2, [r3, #0]
8001f9a: 68fb ldr r3, [r7, #12]
8001f9c: 681b ldr r3, [r3, #0]
8001f9e: 60da str r2, [r3, #12]
hspi->pTxBuffPtr += sizeof(uint16_t);
8001fa0: 68fb ldr r3, [r7, #12]
8001fa2: 6b1b ldr r3, [r3, #48] @ 0x30
8001fa4: 1c9a adds r2, r3, #2
8001fa6: 68fb ldr r3, [r7, #12]
8001fa8: 631a str r2, [r3, #48] @ 0x30
hspi->TxXferCount--;
8001faa: 68fb ldr r3, [r7, #12]
8001fac: 8edb ldrh r3, [r3, #54] @ 0x36
8001fae: b29b uxth r3, r3
8001fb0: 3b01 subs r3, #1
8001fb2: b29a uxth r2, r3
8001fb4: 68fb ldr r3, [r7, #12]
8001fb6: 86da strh r2, [r3, #54] @ 0x36
8001fb8: e018 b.n 8001fec <HAL_SPI_Transmit+0x17a>
}
else
{
/* Timeout management */
if ((((HAL_GetTick() - tickstart) >= Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
8001fba: f7fe fe6d bl 8000c98 <HAL_GetTick>
8001fbe: 4602 mov r2, r0
8001fc0: 69fb ldr r3, [r7, #28]
8001fc2: 1ad3 subs r3, r2, r3
8001fc4: 683a ldr r2, [r7, #0]
8001fc6: 429a cmp r2, r3
8001fc8: d803 bhi.n 8001fd2 <HAL_SPI_Transmit+0x160>
8001fca: 683b ldr r3, [r7, #0]
8001fcc: f1b3 3fff cmp.w r3, #4294967295 @ 0xffffffff
8001fd0: d102 bne.n 8001fd8 <HAL_SPI_Transmit+0x166>
8001fd2: 683b ldr r3, [r7, #0]
8001fd4: 2b00 cmp r3, #0
8001fd6: d109 bne.n 8001fec <HAL_SPI_Transmit+0x17a>
{
hspi->State = HAL_SPI_STATE_READY;
8001fd8: 68fb ldr r3, [r7, #12]
8001fda: 2201 movs r2, #1
8001fdc: f883 2051 strb.w r2, [r3, #81] @ 0x51
__HAL_UNLOCK(hspi);
8001fe0: 68fb ldr r3, [r7, #12]
8001fe2: 2200 movs r2, #0
8001fe4: f883 2050 strb.w r2, [r3, #80] @ 0x50
return HAL_TIMEOUT;
8001fe8: 2303 movs r3, #3
8001fea: e082 b.n 80020f2 <HAL_SPI_Transmit+0x280>
while (hspi->TxXferCount > 0U)
8001fec: 68fb ldr r3, [r7, #12]
8001fee: 8edb ldrh r3, [r3, #54] @ 0x36
8001ff0: b29b uxth r3, r3
8001ff2: 2b00 cmp r3, #0
8001ff4: d1c7 bne.n 8001f86 <HAL_SPI_Transmit+0x114>
8001ff6: e053 b.n 80020a0 <HAL_SPI_Transmit+0x22e>
}
}
/* Transmit data in 8 Bit mode */
else
{
if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
8001ff8: 68fb ldr r3, [r7, #12]
8001ffa: 685b ldr r3, [r3, #4]
8001ffc: 2b00 cmp r3, #0
8001ffe: d002 beq.n 8002006 <HAL_SPI_Transmit+0x194>
8002000: 8b7b ldrh r3, [r7, #26]
8002002: 2b01 cmp r3, #1
8002004: d147 bne.n 8002096 <HAL_SPI_Transmit+0x224>
{
*((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
8002006: 68fb ldr r3, [r7, #12]
8002008: 6b1a ldr r2, [r3, #48] @ 0x30
800200a: 68fb ldr r3, [r7, #12]
800200c: 681b ldr r3, [r3, #0]
800200e: 330c adds r3, #12
8002010: 7812 ldrb r2, [r2, #0]
8002012: 701a strb r2, [r3, #0]
hspi->pTxBuffPtr += sizeof(uint8_t);
8002014: 68fb ldr r3, [r7, #12]
8002016: 6b1b ldr r3, [r3, #48] @ 0x30
8002018: 1c5a adds r2, r3, #1
800201a: 68fb ldr r3, [r7, #12]
800201c: 631a str r2, [r3, #48] @ 0x30
hspi->TxXferCount--;
800201e: 68fb ldr r3, [r7, #12]
8002020: 8edb ldrh r3, [r3, #54] @ 0x36
8002022: b29b uxth r3, r3
8002024: 3b01 subs r3, #1
8002026: b29a uxth r2, r3
8002028: 68fb ldr r3, [r7, #12]
800202a: 86da strh r2, [r3, #54] @ 0x36
}
while (hspi->TxXferCount > 0U)
800202c: e033 b.n 8002096 <HAL_SPI_Transmit+0x224>
{
/* Wait until TXE flag is set to send data */
if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
800202e: 68fb ldr r3, [r7, #12]
8002030: 681b ldr r3, [r3, #0]
8002032: 689b ldr r3, [r3, #8]
8002034: f003 0302 and.w r3, r3, #2
8002038: 2b02 cmp r3, #2
800203a: d113 bne.n 8002064 <HAL_SPI_Transmit+0x1f2>
{
*((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
800203c: 68fb ldr r3, [r7, #12]
800203e: 6b1a ldr r2, [r3, #48] @ 0x30
8002040: 68fb ldr r3, [r7, #12]
8002042: 681b ldr r3, [r3, #0]
8002044: 330c adds r3, #12
8002046: 7812 ldrb r2, [r2, #0]
8002048: 701a strb r2, [r3, #0]
hspi->pTxBuffPtr += sizeof(uint8_t);
800204a: 68fb ldr r3, [r7, #12]
800204c: 6b1b ldr r3, [r3, #48] @ 0x30
800204e: 1c5a adds r2, r3, #1
8002050: 68fb ldr r3, [r7, #12]
8002052: 631a str r2, [r3, #48] @ 0x30
hspi->TxXferCount--;
8002054: 68fb ldr r3, [r7, #12]
8002056: 8edb ldrh r3, [r3, #54] @ 0x36
8002058: b29b uxth r3, r3
800205a: 3b01 subs r3, #1
800205c: b29a uxth r2, r3
800205e: 68fb ldr r3, [r7, #12]
8002060: 86da strh r2, [r3, #54] @ 0x36
8002062: e018 b.n 8002096 <HAL_SPI_Transmit+0x224>
}
else
{
/* Timeout management */
if ((((HAL_GetTick() - tickstart) >= Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
8002064: f7fe fe18 bl 8000c98 <HAL_GetTick>
8002068: 4602 mov r2, r0
800206a: 69fb ldr r3, [r7, #28]
800206c: 1ad3 subs r3, r2, r3
800206e: 683a ldr r2, [r7, #0]
8002070: 429a cmp r2, r3
8002072: d803 bhi.n 800207c <HAL_SPI_Transmit+0x20a>
8002074: 683b ldr r3, [r7, #0]
8002076: f1b3 3fff cmp.w r3, #4294967295 @ 0xffffffff
800207a: d102 bne.n 8002082 <HAL_SPI_Transmit+0x210>
800207c: 683b ldr r3, [r7, #0]
800207e: 2b00 cmp r3, #0
8002080: d109 bne.n 8002096 <HAL_SPI_Transmit+0x224>
{
hspi->State = HAL_SPI_STATE_READY;
8002082: 68fb ldr r3, [r7, #12]
8002084: 2201 movs r2, #1
8002086: f883 2051 strb.w r2, [r3, #81] @ 0x51
__HAL_UNLOCK(hspi);
800208a: 68fb ldr r3, [r7, #12]
800208c: 2200 movs r2, #0
800208e: f883 2050 strb.w r2, [r3, #80] @ 0x50
return HAL_TIMEOUT;
8002092: 2303 movs r3, #3
8002094: e02d b.n 80020f2 <HAL_SPI_Transmit+0x280>
while (hspi->TxXferCount > 0U)
8002096: 68fb ldr r3, [r7, #12]
8002098: 8edb ldrh r3, [r3, #54] @ 0x36
800209a: b29b uxth r3, r3
800209c: 2b00 cmp r3, #0
800209e: d1c6 bne.n 800202e <HAL_SPI_Transmit+0x1bc>
SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
}
#endif /* USE_SPI_CRC */
/* Check the end of the transaction */
if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
80020a0: 69fa ldr r2, [r7, #28]
80020a2: 6839 ldr r1, [r7, #0]
80020a4: 68f8 ldr r0, [r7, #12]
80020a6: f000 f8b1 bl 800220c <SPI_EndRxTxTransaction>
80020aa: 4603 mov r3, r0
80020ac: 2b00 cmp r3, #0
80020ae: d002 beq.n 80020b6 <HAL_SPI_Transmit+0x244>
{
hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
80020b0: 68fb ldr r3, [r7, #12]
80020b2: 2220 movs r2, #32
80020b4: 655a str r2, [r3, #84] @ 0x54
}
/* Clear overrun flag in 2 Lines communication mode because received is not read */
if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
80020b6: 68fb ldr r3, [r7, #12]
80020b8: 689b ldr r3, [r3, #8]
80020ba: 2b00 cmp r3, #0
80020bc: d10a bne.n 80020d4 <HAL_SPI_Transmit+0x262>
{
__HAL_SPI_CLEAR_OVRFLAG(hspi);
80020be: 2300 movs r3, #0
80020c0: 617b str r3, [r7, #20]
80020c2: 68fb ldr r3, [r7, #12]
80020c4: 681b ldr r3, [r3, #0]
80020c6: 68db ldr r3, [r3, #12]
80020c8: 617b str r3, [r7, #20]
80020ca: 68fb ldr r3, [r7, #12]
80020cc: 681b ldr r3, [r3, #0]
80020ce: 689b ldr r3, [r3, #8]
80020d0: 617b str r3, [r7, #20]
80020d2: 697b ldr r3, [r7, #20]
}
hspi->State = HAL_SPI_STATE_READY;
80020d4: 68fb ldr r3, [r7, #12]
80020d6: 2201 movs r2, #1
80020d8: f883 2051 strb.w r2, [r3, #81] @ 0x51
/* Process Unlocked */
__HAL_UNLOCK(hspi);
80020dc: 68fb ldr r3, [r7, #12]
80020de: 2200 movs r2, #0
80020e0: f883 2050 strb.w r2, [r3, #80] @ 0x50
if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
80020e4: 68fb ldr r3, [r7, #12]
80020e6: 6d5b ldr r3, [r3, #84] @ 0x54
80020e8: 2b00 cmp r3, #0
80020ea: d001 beq.n 80020f0 <HAL_SPI_Transmit+0x27e>
{
return HAL_ERROR;
80020ec: 2301 movs r3, #1
80020ee: e000 b.n 80020f2 <HAL_SPI_Transmit+0x280>
}
else
{
return HAL_OK;
80020f0: 2300 movs r3, #0
}
}
80020f2: 4618 mov r0, r3
80020f4: 3720 adds r7, #32
80020f6: 46bd mov sp, r7
80020f8: bd80 pop {r7, pc}
...
080020fc <SPI_WaitFlagStateUntilTimeout>:
* @param Tickstart tick start value
* @retval HAL status
*/
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
uint32_t Timeout, uint32_t Tickstart)
{
80020fc: b580 push {r7, lr}
80020fe: b088 sub sp, #32
8002100: af00 add r7, sp, #0
8002102: 60f8 str r0, [r7, #12]
8002104: 60b9 str r1, [r7, #8]
8002106: 603b str r3, [r7, #0]
8002108: 4613 mov r3, r2
800210a: 71fb strb r3, [r7, #7]
__IO uint32_t count;
uint32_t tmp_timeout;
uint32_t tmp_tickstart;
/* Adjust Timeout value in case of end of transfer */
tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
800210c: f7fe fdc4 bl 8000c98 <HAL_GetTick>
8002110: 4602 mov r2, r0
8002112: 6abb ldr r3, [r7, #40] @ 0x28
8002114: 1a9b subs r3, r3, r2
8002116: 683a ldr r2, [r7, #0]
8002118: 4413 add r3, r2
800211a: 61fb str r3, [r7, #28]
tmp_tickstart = HAL_GetTick();
800211c: f7fe fdbc bl 8000c98 <HAL_GetTick>
8002120: 61b8 str r0, [r7, #24]
/* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
8002122: 4b39 ldr r3, [pc, #228] @ (8002208 <SPI_WaitFlagStateUntilTimeout+0x10c>)
8002124: 681b ldr r3, [r3, #0]
8002126: 015b lsls r3, r3, #5
8002128: 0d1b lsrs r3, r3, #20
800212a: 69fa ldr r2, [r7, #28]
800212c: fb02 f303 mul.w r3, r2, r3
8002130: 617b str r3, [r7, #20]
while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
8002132: e054 b.n 80021de <SPI_WaitFlagStateUntilTimeout+0xe2>
{
if (Timeout != HAL_MAX_DELAY)
8002134: 683b ldr r3, [r7, #0]
8002136: f1b3 3fff cmp.w r3, #4294967295 @ 0xffffffff
800213a: d050 beq.n 80021de <SPI_WaitFlagStateUntilTimeout+0xe2>
{
if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
800213c: f7fe fdac bl 8000c98 <HAL_GetTick>
8002140: 4602 mov r2, r0
8002142: 69bb ldr r3, [r7, #24]
8002144: 1ad3 subs r3, r2, r3
8002146: 69fa ldr r2, [r7, #28]
8002148: 429a cmp r2, r3
800214a: d902 bls.n 8002152 <SPI_WaitFlagStateUntilTimeout+0x56>
800214c: 69fb ldr r3, [r7, #28]
800214e: 2b00 cmp r3, #0
8002150: d13d bne.n 80021ce <SPI_WaitFlagStateUntilTimeout+0xd2>
/* Disable the SPI and reset the CRC: the CRC value should be cleared
on both master and slave sides in order to resynchronize the master
and slave for their respective CRC calculation */
/* Disable TXE, RXNE and ERR interrupts for the interrupt process */
__HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
8002152: 68fb ldr r3, [r7, #12]
8002154: 681b ldr r3, [r3, #0]
8002156: 685a ldr r2, [r3, #4]
8002158: 68fb ldr r3, [r7, #12]
800215a: 681b ldr r3, [r3, #0]
800215c: f022 02e0 bic.w r2, r2, #224 @ 0xe0
8002160: 605a str r2, [r3, #4]
if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
8002162: 68fb ldr r3, [r7, #12]
8002164: 685b ldr r3, [r3, #4]
8002166: f5b3 7f82 cmp.w r3, #260 @ 0x104
800216a: d111 bne.n 8002190 <SPI_WaitFlagStateUntilTimeout+0x94>
800216c: 68fb ldr r3, [r7, #12]
800216e: 689b ldr r3, [r3, #8]
8002170: f5b3 4f00 cmp.w r3, #32768 @ 0x8000
8002174: d004 beq.n 8002180 <SPI_WaitFlagStateUntilTimeout+0x84>
|| (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
8002176: 68fb ldr r3, [r7, #12]
8002178: 689b ldr r3, [r3, #8]
800217a: f5b3 6f80 cmp.w r3, #1024 @ 0x400
800217e: d107 bne.n 8002190 <SPI_WaitFlagStateUntilTimeout+0x94>
{
/* Disable SPI peripheral */
__HAL_SPI_DISABLE(hspi);
8002180: 68fb ldr r3, [r7, #12]
8002182: 681b ldr r3, [r3, #0]
8002184: 681a ldr r2, [r3, #0]
8002186: 68fb ldr r3, [r7, #12]
8002188: 681b ldr r3, [r3, #0]
800218a: f022 0240 bic.w r2, r2, #64 @ 0x40
800218e: 601a str r2, [r3, #0]
}
/* Reset CRC Calculation */
if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
8002190: 68fb ldr r3, [r7, #12]
8002192: 6a9b ldr r3, [r3, #40] @ 0x28
8002194: f5b3 5f00 cmp.w r3, #8192 @ 0x2000
8002198: d10f bne.n 80021ba <SPI_WaitFlagStateUntilTimeout+0xbe>
{
SPI_RESET_CRC(hspi);
800219a: 68fb ldr r3, [r7, #12]
800219c: 681b ldr r3, [r3, #0]
800219e: 681a ldr r2, [r3, #0]
80021a0: 68fb ldr r3, [r7, #12]
80021a2: 681b ldr r3, [r3, #0]
80021a4: f422 5200 bic.w r2, r2, #8192 @ 0x2000
80021a8: 601a str r2, [r3, #0]
80021aa: 68fb ldr r3, [r7, #12]
80021ac: 681b ldr r3, [r3, #0]
80021ae: 681a ldr r2, [r3, #0]
80021b0: 68fb ldr r3, [r7, #12]
80021b2: 681b ldr r3, [r3, #0]
80021b4: f442 5200 orr.w r2, r2, #8192 @ 0x2000
80021b8: 601a str r2, [r3, #0]
}
hspi->State = HAL_SPI_STATE_READY;
80021ba: 68fb ldr r3, [r7, #12]
80021bc: 2201 movs r2, #1
80021be: f883 2051 strb.w r2, [r3, #81] @ 0x51
/* Process Unlocked */
__HAL_UNLOCK(hspi);
80021c2: 68fb ldr r3, [r7, #12]
80021c4: 2200 movs r2, #0
80021c6: f883 2050 strb.w r2, [r3, #80] @ 0x50
return HAL_TIMEOUT;
80021ca: 2303 movs r3, #3
80021cc: e017 b.n 80021fe <SPI_WaitFlagStateUntilTimeout+0x102>
}
/* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
if (count == 0U)
80021ce: 697b ldr r3, [r7, #20]
80021d0: 2b00 cmp r3, #0
80021d2: d101 bne.n 80021d8 <SPI_WaitFlagStateUntilTimeout+0xdc>
{
tmp_timeout = 0U;
80021d4: 2300 movs r3, #0
80021d6: 61fb str r3, [r7, #28]
}
count--;
80021d8: 697b ldr r3, [r7, #20]
80021da: 3b01 subs r3, #1
80021dc: 617b str r3, [r7, #20]
while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
80021de: 68fb ldr r3, [r7, #12]
80021e0: 681b ldr r3, [r3, #0]
80021e2: 689a ldr r2, [r3, #8]
80021e4: 68bb ldr r3, [r7, #8]
80021e6: 4013 ands r3, r2
80021e8: 68ba ldr r2, [r7, #8]
80021ea: 429a cmp r2, r3
80021ec: bf0c ite eq
80021ee: 2301 moveq r3, #1
80021f0: 2300 movne r3, #0
80021f2: b2db uxtb r3, r3
80021f4: 461a mov r2, r3
80021f6: 79fb ldrb r3, [r7, #7]
80021f8: 429a cmp r2, r3
80021fa: d19b bne.n 8002134 <SPI_WaitFlagStateUntilTimeout+0x38>
}
}
return HAL_OK;
80021fc: 2300 movs r3, #0
}
80021fe: 4618 mov r0, r3
8002200: 3720 adds r7, #32
8002202: 46bd mov sp, r7
8002204: bd80 pop {r7, pc}
8002206: bf00 nop
8002208: 20000000 .word 0x20000000
0800220c <SPI_EndRxTxTransaction>:
* @param Timeout Timeout duration
* @param Tickstart tick start value
* @retval HAL status
*/
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
800220c: b580 push {r7, lr}
800220e: b088 sub sp, #32
8002210: af02 add r7, sp, #8
8002212: 60f8 str r0, [r7, #12]
8002214: 60b9 str r1, [r7, #8]
8002216: 607a str r2, [r7, #4]
/* Wait until TXE flag */
if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
8002218: 687b ldr r3, [r7, #4]
800221a: 9300 str r3, [sp, #0]
800221c: 68bb ldr r3, [r7, #8]
800221e: 2201 movs r2, #1
8002220: 2102 movs r1, #2
8002222: 68f8 ldr r0, [r7, #12]
8002224: f7ff ff6a bl 80020fc <SPI_WaitFlagStateUntilTimeout>
8002228: 4603 mov r3, r0
800222a: 2b00 cmp r3, #0
800222c: d007 beq.n 800223e <SPI_EndRxTxTransaction+0x32>
{
SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
800222e: 68fb ldr r3, [r7, #12]
8002230: 6d5b ldr r3, [r3, #84] @ 0x54
8002232: f043 0220 orr.w r2, r3, #32
8002236: 68fb ldr r3, [r7, #12]
8002238: 655a str r2, [r3, #84] @ 0x54
return HAL_TIMEOUT;
800223a: 2303 movs r3, #3
800223c: e032 b.n 80022a4 <SPI_EndRxTxTransaction+0x98>
}
/* Timeout in us */
__IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
800223e: 4b1b ldr r3, [pc, #108] @ (80022ac <SPI_EndRxTxTransaction+0xa0>)
8002240: 681b ldr r3, [r3, #0]
8002242: 4a1b ldr r2, [pc, #108] @ (80022b0 <SPI_EndRxTxTransaction+0xa4>)
8002244: fba2 2303 umull r2, r3, r2, r3
8002248: 0d5b lsrs r3, r3, #21
800224a: f44f 727a mov.w r2, #1000 @ 0x3e8
800224e: fb02 f303 mul.w r3, r2, r3
8002252: 617b str r3, [r7, #20]
/* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
if (hspi->Init.Mode == SPI_MODE_MASTER)
8002254: 68fb ldr r3, [r7, #12]
8002256: 685b ldr r3, [r3, #4]
8002258: f5b3 7f82 cmp.w r3, #260 @ 0x104
800225c: d112 bne.n 8002284 <SPI_EndRxTxTransaction+0x78>
{
/* Control the BSY flag */
if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
800225e: 687b ldr r3, [r7, #4]
8002260: 9300 str r3, [sp, #0]
8002262: 68bb ldr r3, [r7, #8]
8002264: 2200 movs r2, #0
8002266: 2180 movs r1, #128 @ 0x80
8002268: 68f8 ldr r0, [r7, #12]
800226a: f7ff ff47 bl 80020fc <SPI_WaitFlagStateUntilTimeout>
800226e: 4603 mov r3, r0
8002270: 2b00 cmp r3, #0
8002272: d016 beq.n 80022a2 <SPI_EndRxTxTransaction+0x96>
{
SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
8002274: 68fb ldr r3, [r7, #12]
8002276: 6d5b ldr r3, [r3, #84] @ 0x54
8002278: f043 0220 orr.w r2, r3, #32
800227c: 68fb ldr r3, [r7, #12]
800227e: 655a str r2, [r3, #84] @ 0x54
return HAL_TIMEOUT;
8002280: 2303 movs r3, #3
8002282: e00f b.n 80022a4 <SPI_EndRxTxTransaction+0x98>
* User have to calculate the timeout value to fit with the time of 1 byte transfer.
* This time is directly link with the SPI clock from Master device.
*/
do
{
if (count == 0U)
8002284: 697b ldr r3, [r7, #20]
8002286: 2b00 cmp r3, #0
8002288: d00a beq.n 80022a0 <SPI_EndRxTxTransaction+0x94>
{
break;
}
count--;
800228a: 697b ldr r3, [r7, #20]
800228c: 3b01 subs r3, #1
800228e: 617b str r3, [r7, #20]
} while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
8002290: 68fb ldr r3, [r7, #12]
8002292: 681b ldr r3, [r3, #0]
8002294: 689b ldr r3, [r3, #8]
8002296: f003 0380 and.w r3, r3, #128 @ 0x80
800229a: 2b80 cmp r3, #128 @ 0x80
800229c: d0f2 beq.n 8002284 <SPI_EndRxTxTransaction+0x78>
800229e: e000 b.n 80022a2 <SPI_EndRxTxTransaction+0x96>
break;
80022a0: bf00 nop
}
return HAL_OK;
80022a2: 2300 movs r3, #0
}
80022a4: 4618 mov r0, r3
80022a6: 3718 adds r7, #24
80022a8: 46bd mov sp, r7
80022aa: bd80 pop {r7, pc}
80022ac: 20000000 .word 0x20000000
80022b0: 165e9f81 .word 0x165e9f81
080022b4 <HAL_TIM_Base_Init>:
* Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
* @param htim TIM Base handle
* @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
80022b4: b580 push {r7, lr}
80022b6: b082 sub sp, #8
80022b8: af00 add r7, sp, #0
80022ba: 6078 str r0, [r7, #4]
/* Check the TIM handle allocation */
if (htim == NULL)
80022bc: 687b ldr r3, [r7, #4]
80022be: 2b00 cmp r3, #0
80022c0: d101 bne.n 80022c6 <HAL_TIM_Base_Init+0x12>
{
return HAL_ERROR;
80022c2: 2301 movs r3, #1
80022c4: e031 b.n 800232a <HAL_TIM_Base_Init+0x76>
assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
if (htim->State == HAL_TIM_STATE_RESET)
80022c6: 687b ldr r3, [r7, #4]
80022c8: f893 3039 ldrb.w r3, [r3, #57] @ 0x39
80022cc: b2db uxtb r3, r3
80022ce: 2b00 cmp r3, #0
80022d0: d106 bne.n 80022e0 <HAL_TIM_Base_Init+0x2c>
{
/* Allocate lock resource and initialize it */
htim->Lock = HAL_UNLOCKED;
80022d2: 687b ldr r3, [r7, #4]
80022d4: 2200 movs r2, #0
80022d6: f883 2038 strb.w r2, [r3, #56] @ 0x38
}
/* Init the low level hardware : GPIO, CLOCK, NVIC */
htim->Base_MspInitCallback(htim);
#else
/* Init the low level hardware : GPIO, CLOCK, NVIC */
HAL_TIM_Base_MspInit(htim);
80022da: 6878 ldr r0, [r7, #4]
80022dc: f7fe fb0c bl 80008f8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
}
/* Set the TIM state */
htim->State = HAL_TIM_STATE_BUSY;
80022e0: 687b ldr r3, [r7, #4]
80022e2: 2202 movs r2, #2
80022e4: f883 2039 strb.w r2, [r3, #57] @ 0x39
/* Set the Time Base configuration */
TIM_Base_SetConfig(htim->Instance, &htim->Init);
80022e8: 687b ldr r3, [r7, #4]
80022ea: 681a ldr r2, [r3, #0]
80022ec: 687b ldr r3, [r7, #4]
80022ee: 3304 adds r3, #4
80022f0: 4619 mov r1, r3
80022f2: 4610 mov r0, r2
80022f4: f000 fb7e bl 80029f4 <TIM_Base_SetConfig>
/* Initialize the DMA burst operation state */
htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
80022f8: 687b ldr r3, [r7, #4]
80022fa: 2201 movs r2, #1
80022fc: f883 203e strb.w r2, [r3, #62] @ 0x3e
/* Initialize the TIM channels state */
TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
8002300: 687b ldr r3, [r7, #4]
8002302: 2201 movs r2, #1
8002304: f883 203a strb.w r2, [r3, #58] @ 0x3a
8002308: 687b ldr r3, [r7, #4]
800230a: 2201 movs r2, #1
800230c: f883 203b strb.w r2, [r3, #59] @ 0x3b
8002310: 687b ldr r3, [r7, #4]
8002312: 2201 movs r2, #1
8002314: f883 203c strb.w r2, [r3, #60] @ 0x3c
8002318: 687b ldr r3, [r7, #4]
800231a: 2201 movs r2, #1
800231c: f883 203d strb.w r2, [r3, #61] @ 0x3d
/* Initialize the TIM state*/
htim->State = HAL_TIM_STATE_READY;
8002320: 687b ldr r3, [r7, #4]
8002322: 2201 movs r2, #1
8002324: f883 2039 strb.w r2, [r3, #57] @ 0x39
return HAL_OK;
8002328: 2300 movs r3, #0
}
800232a: 4618 mov r0, r3
800232c: 3708 adds r7, #8
800232e: 46bd mov sp, r7
8002330: bd80 pop {r7, pc}
08002332 <HAL_TIM_PWM_Init>:
* Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
* @param htim TIM PWM handle
* @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
8002332: b580 push {r7, lr}
8002334: b082 sub sp, #8
8002336: af00 add r7, sp, #0
8002338: 6078 str r0, [r7, #4]
/* Check the TIM handle allocation */
if (htim == NULL)
800233a: 687b ldr r3, [r7, #4]
800233c: 2b00 cmp r3, #0
800233e: d101 bne.n 8002344 <HAL_TIM_PWM_Init+0x12>
{
return HAL_ERROR;
8002340: 2301 movs r3, #1
8002342: e031 b.n 80023a8 <HAL_TIM_PWM_Init+0x76>
assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
if (htim->State == HAL_TIM_STATE_RESET)
8002344: 687b ldr r3, [r7, #4]
8002346: f893 3039 ldrb.w r3, [r3, #57] @ 0x39
800234a: b2db uxtb r3, r3
800234c: 2b00 cmp r3, #0
800234e: d106 bne.n 800235e <HAL_TIM_PWM_Init+0x2c>
{
/* Allocate lock resource and initialize it */
htim->Lock = HAL_UNLOCKED;
8002350: 687b ldr r3, [r7, #4]
8002352: 2200 movs r2, #0
8002354: f883 2038 strb.w r2, [r3, #56] @ 0x38
}
/* Init the low level hardware : GPIO, CLOCK, NVIC */
htim->PWM_MspInitCallback(htim);
#else
/* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
HAL_TIM_PWM_MspInit(htim);
8002358: 6878 ldr r0, [r7, #4]
800235a: f000 f829 bl 80023b0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
}
/* Set the TIM state */
htim->State = HAL_TIM_STATE_BUSY;
800235e: 687b ldr r3, [r7, #4]
8002360: 2202 movs r2, #2
8002362: f883 2039 strb.w r2, [r3, #57] @ 0x39
/* Init the base time for the PWM */
TIM_Base_SetConfig(htim->Instance, &htim->Init);
8002366: 687b ldr r3, [r7, #4]
8002368: 681a ldr r2, [r3, #0]
800236a: 687b ldr r3, [r7, #4]
800236c: 3304 adds r3, #4
800236e: 4619 mov r1, r3
8002370: 4610 mov r0, r2
8002372: f000 fb3f bl 80029f4 <TIM_Base_SetConfig>
/* Initialize the DMA burst operation state */
htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
8002376: 687b ldr r3, [r7, #4]
8002378: 2201 movs r2, #1
800237a: f883 203e strb.w r2, [r3, #62] @ 0x3e
/* Initialize the TIM channels state */
TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
800237e: 687b ldr r3, [r7, #4]
8002380: 2201 movs r2, #1
8002382: f883 203a strb.w r2, [r3, #58] @ 0x3a
8002386: 687b ldr r3, [r7, #4]
8002388: 2201 movs r2, #1
800238a: f883 203b strb.w r2, [r3, #59] @ 0x3b
800238e: 687b ldr r3, [r7, #4]
8002390: 2201 movs r2, #1
8002392: f883 203c strb.w r2, [r3, #60] @ 0x3c
8002396: 687b ldr r3, [r7, #4]
8002398: 2201 movs r2, #1
800239a: f883 203d strb.w r2, [r3, #61] @ 0x3d
/* Initialize the TIM state*/
htim->State = HAL_TIM_STATE_READY;
800239e: 687b ldr r3, [r7, #4]
80023a0: 2201 movs r2, #1
80023a2: f883 2039 strb.w r2, [r3, #57] @ 0x39
return HAL_OK;
80023a6: 2300 movs r3, #0
}
80023a8: 4618 mov r0, r3
80023aa: 3708 adds r7, #8
80023ac: 46bd mov sp, r7
80023ae: bd80 pop {r7, pc}
080023b0 <HAL_TIM_PWM_MspInit>:
* @brief Initializes the TIM PWM MSP.
* @param htim TIM PWM handle
* @retval None
*/
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
80023b0: b480 push {r7}
80023b2: b083 sub sp, #12
80023b4: af00 add r7, sp, #0
80023b6: 6078 str r0, [r7, #4]
UNUSED(htim);
/* NOTE : This function should not be modified, when the callback is needed,
the HAL_TIM_PWM_MspInit could be implemented in the user file
*/
}
80023b8: bf00 nop
80023ba: 370c adds r7, #12
80023bc: 46bd mov sp, r7
80023be: bc80 pop {r7}
80023c0: 4770 bx lr
...
080023c4 <HAL_TIM_PWM_Start>:
* @arg TIM_CHANNEL_3: TIM Channel 3 selected
* @arg TIM_CHANNEL_4: TIM Channel 4 selected
* @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
80023c4: b580 push {r7, lr}
80023c6: b084 sub sp, #16
80023c8: af00 add r7, sp, #0
80023ca: 6078 str r0, [r7, #4]
80023cc: 6039 str r1, [r7, #0]
/* Check the parameters */
assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
/* Check the TIM channel state */
if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
80023ce: 683b ldr r3, [r7, #0]
80023d0: 2b00 cmp r3, #0
80023d2: d109 bne.n 80023e8 <HAL_TIM_PWM_Start+0x24>
80023d4: 687b ldr r3, [r7, #4]
80023d6: f893 303a ldrb.w r3, [r3, #58] @ 0x3a
80023da: b2db uxtb r3, r3
80023dc: 2b01 cmp r3, #1
80023de: bf14 ite ne
80023e0: 2301 movne r3, #1
80023e2: 2300 moveq r3, #0
80023e4: b2db uxtb r3, r3
80023e6: e022 b.n 800242e <HAL_TIM_PWM_Start+0x6a>
80023e8: 683b ldr r3, [r7, #0]
80023ea: 2b04 cmp r3, #4
80023ec: d109 bne.n 8002402 <HAL_TIM_PWM_Start+0x3e>
80023ee: 687b ldr r3, [r7, #4]
80023f0: f893 303b ldrb.w r3, [r3, #59] @ 0x3b
80023f4: b2db uxtb r3, r3
80023f6: 2b01 cmp r3, #1
80023f8: bf14 ite ne
80023fa: 2301 movne r3, #1
80023fc: 2300 moveq r3, #0
80023fe: b2db uxtb r3, r3
8002400: e015 b.n 800242e <HAL_TIM_PWM_Start+0x6a>
8002402: 683b ldr r3, [r7, #0]
8002404: 2b08 cmp r3, #8
8002406: d109 bne.n 800241c <HAL_TIM_PWM_Start+0x58>
8002408: 687b ldr r3, [r7, #4]
800240a: f893 303c ldrb.w r3, [r3, #60] @ 0x3c
800240e: b2db uxtb r3, r3
8002410: 2b01 cmp r3, #1
8002412: bf14 ite ne
8002414: 2301 movne r3, #1
8002416: 2300 moveq r3, #0
8002418: b2db uxtb r3, r3
800241a: e008 b.n 800242e <HAL_TIM_PWM_Start+0x6a>
800241c: 687b ldr r3, [r7, #4]
800241e: f893 303d ldrb.w r3, [r3, #61] @ 0x3d
8002422: b2db uxtb r3, r3
8002424: 2b01 cmp r3, #1
8002426: bf14 ite ne
8002428: 2301 movne r3, #1
800242a: 2300 moveq r3, #0
800242c: b2db uxtb r3, r3
800242e: 2b00 cmp r3, #0
8002430: d001 beq.n 8002436 <HAL_TIM_PWM_Start+0x72>
{
return HAL_ERROR;
8002432: 2301 movs r3, #1
8002434: e051 b.n 80024da <HAL_TIM_PWM_Start+0x116>
}
/* Set the TIM channel state */
TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
8002436: 683b ldr r3, [r7, #0]
8002438: 2b00 cmp r3, #0
800243a: d104 bne.n 8002446 <HAL_TIM_PWM_Start+0x82>
800243c: 687b ldr r3, [r7, #4]
800243e: 2202 movs r2, #2
8002440: f883 203a strb.w r2, [r3, #58] @ 0x3a
8002444: e013 b.n 800246e <HAL_TIM_PWM_Start+0xaa>
8002446: 683b ldr r3, [r7, #0]
8002448: 2b04 cmp r3, #4
800244a: d104 bne.n 8002456 <HAL_TIM_PWM_Start+0x92>
800244c: 687b ldr r3, [r7, #4]
800244e: 2202 movs r2, #2
8002450: f883 203b strb.w r2, [r3, #59] @ 0x3b
8002454: e00b b.n 800246e <HAL_TIM_PWM_Start+0xaa>
8002456: 683b ldr r3, [r7, #0]
8002458: 2b08 cmp r3, #8
800245a: d104 bne.n 8002466 <HAL_TIM_PWM_Start+0xa2>
800245c: 687b ldr r3, [r7, #4]
800245e: 2202 movs r2, #2
8002460: f883 203c strb.w r2, [r3, #60] @ 0x3c
8002464: e003 b.n 800246e <HAL_TIM_PWM_Start+0xaa>
8002466: 687b ldr r3, [r7, #4]
8002468: 2202 movs r2, #2
800246a: f883 203d strb.w r2, [r3, #61] @ 0x3d
/* Enable the Capture compare channel */
TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
800246e: 687b ldr r3, [r7, #4]
8002470: 681b ldr r3, [r3, #0]
8002472: 2201 movs r2, #1
8002474: 6839 ldr r1, [r7, #0]
8002476: 4618 mov r0, r3
8002478: f000 fcbd bl 8002df6 <TIM_CCxChannelCmd>
/* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
800247c: 687b ldr r3, [r7, #4]
800247e: 681b ldr r3, [r3, #0]
8002480: f1b3 4f80 cmp.w r3, #1073741824 @ 0x40000000
8002484: d00e beq.n 80024a4 <HAL_TIM_PWM_Start+0xe0>
8002486: 687b ldr r3, [r7, #4]
8002488: 681b ldr r3, [r3, #0]
800248a: 4a16 ldr r2, [pc, #88] @ (80024e4 <HAL_TIM_PWM_Start+0x120>)
800248c: 4293 cmp r3, r2
800248e: d009 beq.n 80024a4 <HAL_TIM_PWM_Start+0xe0>
8002490: 687b ldr r3, [r7, #4]
8002492: 681b ldr r3, [r3, #0]
8002494: 4a14 ldr r2, [pc, #80] @ (80024e8 <HAL_TIM_PWM_Start+0x124>)
8002496: 4293 cmp r3, r2
8002498: d004 beq.n 80024a4 <HAL_TIM_PWM_Start+0xe0>
800249a: 687b ldr r3, [r7, #4]
800249c: 681b ldr r3, [r3, #0]
800249e: 4a13 ldr r2, [pc, #76] @ (80024ec <HAL_TIM_PWM_Start+0x128>)
80024a0: 4293 cmp r3, r2
80024a2: d111 bne.n 80024c8 <HAL_TIM_PWM_Start+0x104>
{
tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
80024a4: 687b ldr r3, [r7, #4]
80024a6: 681b ldr r3, [r3, #0]
80024a8: 689b ldr r3, [r3, #8]
80024aa: f003 0307 and.w r3, r3, #7
80024ae: 60fb str r3, [r7, #12]
if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
80024b0: 68fb ldr r3, [r7, #12]
80024b2: 2b06 cmp r3, #6
80024b4: d010 beq.n 80024d8 <HAL_TIM_PWM_Start+0x114>
{
__HAL_TIM_ENABLE(htim);
80024b6: 687b ldr r3, [r7, #4]
80024b8: 681b ldr r3, [r3, #0]
80024ba: 681a ldr r2, [r3, #0]
80024bc: 687b ldr r3, [r7, #4]
80024be: 681b ldr r3, [r3, #0]
80024c0: f042 0201 orr.w r2, r2, #1
80024c4: 601a str r2, [r3, #0]
if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
80024c6: e007 b.n 80024d8 <HAL_TIM_PWM_Start+0x114>
}
}
else
{
__HAL_TIM_ENABLE(htim);
80024c8: 687b ldr r3, [r7, #4]
80024ca: 681b ldr r3, [r3, #0]
80024cc: 681a ldr r2, [r3, #0]
80024ce: 687b ldr r3, [r7, #4]
80024d0: 681b ldr r3, [r3, #0]
80024d2: f042 0201 orr.w r2, r2, #1
80024d6: 601a str r2, [r3, #0]
}
/* Return function status */
return HAL_OK;
80024d8: 2300 movs r3, #0
}
80024da: 4618 mov r0, r3
80024dc: 3710 adds r7, #16
80024de: 46bd mov sp, r7
80024e0: bd80 pop {r7, pc}
80024e2: bf00 nop
80024e4: 40000400 .word 0x40000400
80024e8: 40000800 .word 0x40000800
80024ec: 40010800 .word 0x40010800
080024f0 <HAL_TIM_IRQHandler>:
* @brief This function handles TIM interrupts requests.
* @param htim TIM handle
* @retval None
*/
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
80024f0: b580 push {r7, lr}
80024f2: b084 sub sp, #16
80024f4: af00 add r7, sp, #0
80024f6: 6078 str r0, [r7, #4]
uint32_t itsource = htim->Instance->DIER;
80024f8: 687b ldr r3, [r7, #4]
80024fa: 681b ldr r3, [r3, #0]
80024fc: 68db ldr r3, [r3, #12]
80024fe: 60fb str r3, [r7, #12]
uint32_t itflag = htim->Instance->SR;
8002500: 687b ldr r3, [r7, #4]
8002502: 681b ldr r3, [r3, #0]
8002504: 691b ldr r3, [r3, #16]
8002506: 60bb str r3, [r7, #8]
/* Capture compare 1 event */
if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
8002508: 68bb ldr r3, [r7, #8]
800250a: f003 0302 and.w r3, r3, #2
800250e: 2b00 cmp r3, #0
8002510: d020 beq.n 8002554 <HAL_TIM_IRQHandler+0x64>
{
if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
8002512: 68fb ldr r3, [r7, #12]
8002514: f003 0302 and.w r3, r3, #2
8002518: 2b00 cmp r3, #0
800251a: d01b beq.n 8002554 <HAL_TIM_IRQHandler+0x64>
{
{
__HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
800251c: 687b ldr r3, [r7, #4]
800251e: 681b ldr r3, [r3, #0]
8002520: f06f 0202 mvn.w r2, #2
8002524: 611a str r2, [r3, #16]
htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
8002526: 687b ldr r3, [r7, #4]
8002528: 2201 movs r2, #1
800252a: 761a strb r2, [r3, #24]
/* Input capture event */
if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
800252c: 687b ldr r3, [r7, #4]
800252e: 681b ldr r3, [r3, #0]
8002530: 699b ldr r3, [r3, #24]
8002532: f003 0303 and.w r3, r3, #3
8002536: 2b00 cmp r3, #0
8002538: d003 beq.n 8002542 <HAL_TIM_IRQHandler+0x52>
{
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
htim->IC_CaptureCallback(htim);
#else
HAL_TIM_IC_CaptureCallback(htim);
800253a: 6878 ldr r0, [r7, #4]
800253c: f000 fa3f bl 80029be <HAL_TIM_IC_CaptureCallback>
8002540: e005 b.n 800254e <HAL_TIM_IRQHandler+0x5e>
{
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
htim->OC_DelayElapsedCallback(htim);
htim->PWM_PulseFinishedCallback(htim);
#else
HAL_TIM_OC_DelayElapsedCallback(htim);
8002542: 6878 ldr r0, [r7, #4]
8002544: f000 fa32 bl 80029ac <HAL_TIM_OC_DelayElapsedCallback>
HAL_TIM_PWM_PulseFinishedCallback(htim);
8002548: 6878 ldr r0, [r7, #4]
800254a: f000 fa41 bl 80029d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
}
htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
800254e: 687b ldr r3, [r7, #4]
8002550: 2200 movs r2, #0
8002552: 761a strb r2, [r3, #24]
}
}
}
/* Capture compare 2 event */
if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
8002554: 68bb ldr r3, [r7, #8]
8002556: f003 0304 and.w r3, r3, #4
800255a: 2b00 cmp r3, #0
800255c: d020 beq.n 80025a0 <HAL_TIM_IRQHandler+0xb0>
{
if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
800255e: 68fb ldr r3, [r7, #12]
8002560: f003 0304 and.w r3, r3, #4
8002564: 2b00 cmp r3, #0
8002566: d01b beq.n 80025a0 <HAL_TIM_IRQHandler+0xb0>
{
__HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
8002568: 687b ldr r3, [r7, #4]
800256a: 681b ldr r3, [r3, #0]
800256c: f06f 0204 mvn.w r2, #4
8002570: 611a str r2, [r3, #16]
htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
8002572: 687b ldr r3, [r7, #4]
8002574: 2202 movs r2, #2
8002576: 761a strb r2, [r3, #24]
/* Input capture event */
if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
8002578: 687b ldr r3, [r7, #4]
800257a: 681b ldr r3, [r3, #0]
800257c: 699b ldr r3, [r3, #24]
800257e: f403 7340 and.w r3, r3, #768 @ 0x300
8002582: 2b00 cmp r3, #0
8002584: d003 beq.n 800258e <HAL_TIM_IRQHandler+0x9e>
{
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
htim->IC_CaptureCallback(htim);
#else
HAL_TIM_IC_CaptureCallback(htim);
8002586: 6878 ldr r0, [r7, #4]
8002588: f000 fa19 bl 80029be <HAL_TIM_IC_CaptureCallback>
800258c: e005 b.n 800259a <HAL_TIM_IRQHandler+0xaa>
{
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
htim->OC_DelayElapsedCallback(htim);
htim->PWM_PulseFinishedCallback(htim);
#else
HAL_TIM_OC_DelayElapsedCallback(htim);
800258e: 6878 ldr r0, [r7, #4]
8002590: f000 fa0c bl 80029ac <HAL_TIM_OC_DelayElapsedCallback>
HAL_TIM_PWM_PulseFinishedCallback(htim);
8002594: 6878 ldr r0, [r7, #4]
8002596: f000 fa1b bl 80029d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
}
htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
800259a: 687b ldr r3, [r7, #4]
800259c: 2200 movs r2, #0
800259e: 761a strb r2, [r3, #24]
}
}
/* Capture compare 3 event */
if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
80025a0: 68bb ldr r3, [r7, #8]
80025a2: f003 0308 and.w r3, r3, #8
80025a6: 2b00 cmp r3, #0
80025a8: d020 beq.n 80025ec <HAL_TIM_IRQHandler+0xfc>
{
if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
80025aa: 68fb ldr r3, [r7, #12]
80025ac: f003 0308 and.w r3, r3, #8
80025b0: 2b00 cmp r3, #0
80025b2: d01b beq.n 80025ec <HAL_TIM_IRQHandler+0xfc>
{
__HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
80025b4: 687b ldr r3, [r7, #4]
80025b6: 681b ldr r3, [r3, #0]
80025b8: f06f 0208 mvn.w r2, #8
80025bc: 611a str r2, [r3, #16]
htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
80025be: 687b ldr r3, [r7, #4]
80025c0: 2204 movs r2, #4
80025c2: 761a strb r2, [r3, #24]
/* Input capture event */
if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
80025c4: 687b ldr r3, [r7, #4]
80025c6: 681b ldr r3, [r3, #0]
80025c8: 69db ldr r3, [r3, #28]
80025ca: f003 0303 and.w r3, r3, #3
80025ce: 2b00 cmp r3, #0
80025d0: d003 beq.n 80025da <HAL_TIM_IRQHandler+0xea>
{
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
htim->IC_CaptureCallback(htim);
#else
HAL_TIM_IC_CaptureCallback(htim);
80025d2: 6878 ldr r0, [r7, #4]
80025d4: f000 f9f3 bl 80029be <HAL_TIM_IC_CaptureCallback>
80025d8: e005 b.n 80025e6 <HAL_TIM_IRQHandler+0xf6>
{
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
htim->OC_DelayElapsedCallback(htim);
htim->PWM_PulseFinishedCallback(htim);
#else
HAL_TIM_OC_DelayElapsedCallback(htim);
80025da: 6878 ldr r0, [r7, #4]
80025dc: f000 f9e6 bl 80029ac <HAL_TIM_OC_DelayElapsedCallback>
HAL_TIM_PWM_PulseFinishedCallback(htim);
80025e0: 6878 ldr r0, [r7, #4]
80025e2: f000 f9f5 bl 80029d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
}
htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
80025e6: 687b ldr r3, [r7, #4]
80025e8: 2200 movs r2, #0
80025ea: 761a strb r2, [r3, #24]
}
}
/* Capture compare 4 event */
if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
80025ec: 68bb ldr r3, [r7, #8]
80025ee: f003 0310 and.w r3, r3, #16
80025f2: 2b00 cmp r3, #0
80025f4: d020 beq.n 8002638 <HAL_TIM_IRQHandler+0x148>
{
if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
80025f6: 68fb ldr r3, [r7, #12]
80025f8: f003 0310 and.w r3, r3, #16
80025fc: 2b00 cmp r3, #0
80025fe: d01b beq.n 8002638 <HAL_TIM_IRQHandler+0x148>
{
__HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
8002600: 687b ldr r3, [r7, #4]
8002602: 681b ldr r3, [r3, #0]
8002604: f06f 0210 mvn.w r2, #16
8002608: 611a str r2, [r3, #16]
htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
800260a: 687b ldr r3, [r7, #4]
800260c: 2208 movs r2, #8
800260e: 761a strb r2, [r3, #24]
/* Input capture event */
if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
8002610: 687b ldr r3, [r7, #4]
8002612: 681b ldr r3, [r3, #0]
8002614: 69db ldr r3, [r3, #28]
8002616: f403 7340 and.w r3, r3, #768 @ 0x300
800261a: 2b00 cmp r3, #0
800261c: d003 beq.n 8002626 <HAL_TIM_IRQHandler+0x136>
{
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
htim->IC_CaptureCallback(htim);
#else
HAL_TIM_IC_CaptureCallback(htim);
800261e: 6878 ldr r0, [r7, #4]
8002620: f000 f9cd bl 80029be <HAL_TIM_IC_CaptureCallback>
8002624: e005 b.n 8002632 <HAL_TIM_IRQHandler+0x142>
{
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
htim->OC_DelayElapsedCallback(htim);
htim->PWM_PulseFinishedCallback(htim);
#else
HAL_TIM_OC_DelayElapsedCallback(htim);
8002626: 6878 ldr r0, [r7, #4]
8002628: f000 f9c0 bl 80029ac <HAL_TIM_OC_DelayElapsedCallback>
HAL_TIM_PWM_PulseFinishedCallback(htim);
800262c: 6878 ldr r0, [r7, #4]
800262e: f000 f9cf bl 80029d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
}
htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
8002632: 687b ldr r3, [r7, #4]
8002634: 2200 movs r2, #0
8002636: 761a strb r2, [r3, #24]
}
}
/* TIM Update event */
if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
8002638: 68bb ldr r3, [r7, #8]
800263a: f003 0301 and.w r3, r3, #1
800263e: 2b00 cmp r3, #0
8002640: d00c beq.n 800265c <HAL_TIM_IRQHandler+0x16c>
{
if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
8002642: 68fb ldr r3, [r7, #12]
8002644: f003 0301 and.w r3, r3, #1
8002648: 2b00 cmp r3, #0
800264a: d007 beq.n 800265c <HAL_TIM_IRQHandler+0x16c>
{
__HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
800264c: 687b ldr r3, [r7, #4]
800264e: 681b ldr r3, [r3, #0]
8002650: f06f 0201 mvn.w r2, #1
8002654: 611a str r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
htim->PeriodElapsedCallback(htim);
#else
HAL_TIM_PeriodElapsedCallback(htim);
8002656: 6878 ldr r0, [r7, #4]
8002658: f000 f99f bl 800299a <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
}
}
/* TIM Trigger detection event */
if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
800265c: 68bb ldr r3, [r7, #8]
800265e: f003 0340 and.w r3, r3, #64 @ 0x40
8002662: 2b00 cmp r3, #0
8002664: d00c beq.n 8002680 <HAL_TIM_IRQHandler+0x190>
{
if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
8002666: 68fb ldr r3, [r7, #12]
8002668: f003 0340 and.w r3, r3, #64 @ 0x40
800266c: 2b00 cmp r3, #0
800266e: d007 beq.n 8002680 <HAL_TIM_IRQHandler+0x190>
{
__HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
8002670: 687b ldr r3, [r7, #4]
8002672: 681b ldr r3, [r3, #0]
8002674: f06f 0240 mvn.w r2, #64 @ 0x40
8002678: 611a str r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
htim->TriggerCallback(htim);
#else
HAL_TIM_TriggerCallback(htim);
800267a: 6878 ldr r0, [r7, #4]
800267c: f000 f9b1 bl 80029e2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
}
}
}
8002680: bf00 nop
8002682: 3710 adds r7, #16
8002684: 46bd mov sp, r7
8002686: bd80 pop {r7, pc}
08002688 <HAL_TIM_PWM_ConfigChannel>:
* @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
const TIM_OC_InitTypeDef *sConfig,
uint32_t Channel)
{
8002688: b580 push {r7, lr}
800268a: b086 sub sp, #24
800268c: af00 add r7, sp, #0
800268e: 60f8 str r0, [r7, #12]
8002690: 60b9 str r1, [r7, #8]
8002692: 607a str r2, [r7, #4]
HAL_StatusTypeDef status = HAL_OK;
8002694: 2300 movs r3, #0
8002696: 75fb strb r3, [r7, #23]
assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
/* Process Locked */
__HAL_LOCK(htim);
8002698: 68fb ldr r3, [r7, #12]
800269a: f893 3038 ldrb.w r3, [r3, #56] @ 0x38
800269e: 2b01 cmp r3, #1
80026a0: d101 bne.n 80026a6 <HAL_TIM_PWM_ConfigChannel+0x1e>
80026a2: 2302 movs r3, #2
80026a4: e0ae b.n 8002804 <HAL_TIM_PWM_ConfigChannel+0x17c>
80026a6: 68fb ldr r3, [r7, #12]
80026a8: 2201 movs r2, #1
80026aa: f883 2038 strb.w r2, [r3, #56] @ 0x38
switch (Channel)
80026ae: 687b ldr r3, [r7, #4]
80026b0: 2b0c cmp r3, #12
80026b2: f200 809f bhi.w 80027f4 <HAL_TIM_PWM_ConfigChannel+0x16c>
80026b6: a201 add r2, pc, #4 @ (adr r2, 80026bc <HAL_TIM_PWM_ConfigChannel+0x34>)
80026b8: f852 f023 ldr.w pc, [r2, r3, lsl #2]
80026bc: 080026f1 .word 0x080026f1
80026c0: 080027f5 .word 0x080027f5
80026c4: 080027f5 .word 0x080027f5
80026c8: 080027f5 .word 0x080027f5
80026cc: 08002731 .word 0x08002731
80026d0: 080027f5 .word 0x080027f5
80026d4: 080027f5 .word 0x080027f5
80026d8: 080027f5 .word 0x080027f5
80026dc: 08002773 .word 0x08002773
80026e0: 080027f5 .word 0x080027f5
80026e4: 080027f5 .word 0x080027f5
80026e8: 080027f5 .word 0x080027f5
80026ec: 080027b3 .word 0x080027b3
{
/* Check the parameters */
assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
/* Configure the Channel 1 in PWM mode */
TIM_OC1_SetConfig(htim->Instance, sConfig);
80026f0: 68fb ldr r3, [r7, #12]
80026f2: 681b ldr r3, [r3, #0]
80026f4: 68b9 ldr r1, [r7, #8]
80026f6: 4618 mov r0, r3
80026f8: f000 f9f2 bl 8002ae0 <TIM_OC1_SetConfig>
/* Set the Preload enable bit for channel1 */
htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
80026fc: 68fb ldr r3, [r7, #12]
80026fe: 681b ldr r3, [r3, #0]
8002700: 699a ldr r2, [r3, #24]
8002702: 68fb ldr r3, [r7, #12]
8002704: 681b ldr r3, [r3, #0]
8002706: f042 0208 orr.w r2, r2, #8
800270a: 619a str r2, [r3, #24]
/* Configure the Output Fast mode */
htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
800270c: 68fb ldr r3, [r7, #12]
800270e: 681b ldr r3, [r3, #0]
8002710: 699a ldr r2, [r3, #24]
8002712: 68fb ldr r3, [r7, #12]
8002714: 681b ldr r3, [r3, #0]
8002716: f022 0204 bic.w r2, r2, #4
800271a: 619a str r2, [r3, #24]
htim->Instance->CCMR1 |= sConfig->OCFastMode;
800271c: 68fb ldr r3, [r7, #12]
800271e: 681b ldr r3, [r3, #0]
8002720: 6999 ldr r1, [r3, #24]
8002722: 68bb ldr r3, [r7, #8]
8002724: 68da ldr r2, [r3, #12]
8002726: 68fb ldr r3, [r7, #12]
8002728: 681b ldr r3, [r3, #0]
800272a: 430a orrs r2, r1
800272c: 619a str r2, [r3, #24]
break;
800272e: e064 b.n 80027fa <HAL_TIM_PWM_ConfigChannel+0x172>
{
/* Check the parameters */
assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
/* Configure the Channel 2 in PWM mode */
TIM_OC2_SetConfig(htim->Instance, sConfig);
8002730: 68fb ldr r3, [r7, #12]
8002732: 681b ldr r3, [r3, #0]
8002734: 68b9 ldr r1, [r7, #8]
8002736: 4618 mov r0, r3
8002738: f000 fa0e bl 8002b58 <TIM_OC2_SetConfig>
/* Set the Preload enable bit for channel2 */
htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
800273c: 68fb ldr r3, [r7, #12]
800273e: 681b ldr r3, [r3, #0]
8002740: 699a ldr r2, [r3, #24]
8002742: 68fb ldr r3, [r7, #12]
8002744: 681b ldr r3, [r3, #0]
8002746: f442 6200 orr.w r2, r2, #2048 @ 0x800
800274a: 619a str r2, [r3, #24]
/* Configure the Output Fast mode */
htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
800274c: 68fb ldr r3, [r7, #12]
800274e: 681b ldr r3, [r3, #0]
8002750: 699a ldr r2, [r3, #24]
8002752: 68fb ldr r3, [r7, #12]
8002754: 681b ldr r3, [r3, #0]
8002756: f422 6280 bic.w r2, r2, #1024 @ 0x400
800275a: 619a str r2, [r3, #24]
htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
800275c: 68fb ldr r3, [r7, #12]
800275e: 681b ldr r3, [r3, #0]
8002760: 6999 ldr r1, [r3, #24]
8002762: 68bb ldr r3, [r7, #8]
8002764: 68db ldr r3, [r3, #12]
8002766: 021a lsls r2, r3, #8
8002768: 68fb ldr r3, [r7, #12]
800276a: 681b ldr r3, [r3, #0]
800276c: 430a orrs r2, r1
800276e: 619a str r2, [r3, #24]
break;
8002770: e043 b.n 80027fa <HAL_TIM_PWM_ConfigChannel+0x172>
{
/* Check the parameters */
assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
/* Configure the Channel 3 in PWM mode */
TIM_OC3_SetConfig(htim->Instance, sConfig);
8002772: 68fb ldr r3, [r7, #12]
8002774: 681b ldr r3, [r3, #0]
8002776: 68b9 ldr r1, [r7, #8]
8002778: 4618 mov r0, r3
800277a: f000 fa2b bl 8002bd4 <TIM_OC3_SetConfig>
/* Set the Preload enable bit for channel3 */
htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
800277e: 68fb ldr r3, [r7, #12]
8002780: 681b ldr r3, [r3, #0]
8002782: 69da ldr r2, [r3, #28]
8002784: 68fb ldr r3, [r7, #12]
8002786: 681b ldr r3, [r3, #0]
8002788: f042 0208 orr.w r2, r2, #8
800278c: 61da str r2, [r3, #28]
/* Configure the Output Fast mode */
htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
800278e: 68fb ldr r3, [r7, #12]
8002790: 681b ldr r3, [r3, #0]
8002792: 69da ldr r2, [r3, #28]
8002794: 68fb ldr r3, [r7, #12]
8002796: 681b ldr r3, [r3, #0]
8002798: f022 0204 bic.w r2, r2, #4
800279c: 61da str r2, [r3, #28]
htim->Instance->CCMR2 |= sConfig->OCFastMode;
800279e: 68fb ldr r3, [r7, #12]
80027a0: 681b ldr r3, [r3, #0]
80027a2: 69d9 ldr r1, [r3, #28]
80027a4: 68bb ldr r3, [r7, #8]
80027a6: 68da ldr r2, [r3, #12]
80027a8: 68fb ldr r3, [r7, #12]
80027aa: 681b ldr r3, [r3, #0]
80027ac: 430a orrs r2, r1
80027ae: 61da str r2, [r3, #28]
break;
80027b0: e023 b.n 80027fa <HAL_TIM_PWM_ConfigChannel+0x172>
{
/* Check the parameters */
assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
/* Configure the Channel 4 in PWM mode */
TIM_OC4_SetConfig(htim->Instance, sConfig);
80027b2: 68fb ldr r3, [r7, #12]
80027b4: 681b ldr r3, [r3, #0]
80027b6: 68b9 ldr r1, [r7, #8]
80027b8: 4618 mov r0, r3
80027ba: f000 fa48 bl 8002c4e <TIM_OC4_SetConfig>
/* Set the Preload enable bit for channel4 */
htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
80027be: 68fb ldr r3, [r7, #12]
80027c0: 681b ldr r3, [r3, #0]
80027c2: 69da ldr r2, [r3, #28]
80027c4: 68fb ldr r3, [r7, #12]
80027c6: 681b ldr r3, [r3, #0]
80027c8: f442 6200 orr.w r2, r2, #2048 @ 0x800
80027cc: 61da str r2, [r3, #28]
/* Configure the Output Fast mode */
htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
80027ce: 68fb ldr r3, [r7, #12]
80027d0: 681b ldr r3, [r3, #0]
80027d2: 69da ldr r2, [r3, #28]
80027d4: 68fb ldr r3, [r7, #12]
80027d6: 681b ldr r3, [r3, #0]
80027d8: f422 6280 bic.w r2, r2, #1024 @ 0x400
80027dc: 61da str r2, [r3, #28]
htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
80027de: 68fb ldr r3, [r7, #12]
80027e0: 681b ldr r3, [r3, #0]
80027e2: 69d9 ldr r1, [r3, #28]
80027e4: 68bb ldr r3, [r7, #8]
80027e6: 68db ldr r3, [r3, #12]
80027e8: 021a lsls r2, r3, #8
80027ea: 68fb ldr r3, [r7, #12]
80027ec: 681b ldr r3, [r3, #0]
80027ee: 430a orrs r2, r1
80027f0: 61da str r2, [r3, #28]
break;
80027f2: e002 b.n 80027fa <HAL_TIM_PWM_ConfigChannel+0x172>
}
default:
status = HAL_ERROR;
80027f4: 2301 movs r3, #1
80027f6: 75fb strb r3, [r7, #23]
break;
80027f8: bf00 nop
}
__HAL_UNLOCK(htim);
80027fa: 68fb ldr r3, [r7, #12]
80027fc: 2200 movs r2, #0
80027fe: f883 2038 strb.w r2, [r3, #56] @ 0x38
return status;
8002802: 7dfb ldrb r3, [r7, #23]
}
8002804: 4618 mov r0, r3
8002806: 3718 adds r7, #24
8002808: 46bd mov sp, r7
800280a: bd80 pop {r7, pc}
0800280c <HAL_TIM_ConfigClockSource>:
* @param sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
* contains the clock source information for the TIM peripheral.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
800280c: b580 push {r7, lr}
800280e: b084 sub sp, #16
8002810: af00 add r7, sp, #0
8002812: 6078 str r0, [r7, #4]
8002814: 6039 str r1, [r7, #0]
HAL_StatusTypeDef status = HAL_OK;
8002816: 2300 movs r3, #0
8002818: 73fb strb r3, [r7, #15]
uint32_t tmpsmcr;
/* Process Locked */
__HAL_LOCK(htim);
800281a: 687b ldr r3, [r7, #4]
800281c: f893 3038 ldrb.w r3, [r3, #56] @ 0x38
8002820: 2b01 cmp r3, #1
8002822: d101 bne.n 8002828 <HAL_TIM_ConfigClockSource+0x1c>
8002824: 2302 movs r3, #2
8002826: e0b4 b.n 8002992 <HAL_TIM_ConfigClockSource+0x186>
8002828: 687b ldr r3, [r7, #4]
800282a: 2201 movs r2, #1
800282c: f883 2038 strb.w r2, [r3, #56] @ 0x38
htim->State = HAL_TIM_STATE_BUSY;
8002830: 687b ldr r3, [r7, #4]
8002832: 2202 movs r2, #2
8002834: f883 2039 strb.w r2, [r3, #57] @ 0x39
/* Check the parameters */
assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
/* Reset the SMS, TS, ECE, ETPS and ETRF bits */
tmpsmcr = htim->Instance->SMCR;
8002838: 687b ldr r3, [r7, #4]
800283a: 681b ldr r3, [r3, #0]
800283c: 689b ldr r3, [r3, #8]
800283e: 60bb str r3, [r7, #8]
tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
8002840: 68bb ldr r3, [r7, #8]
8002842: f023 0377 bic.w r3, r3, #119 @ 0x77
8002846: 60bb str r3, [r7, #8]
tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
8002848: 68bb ldr r3, [r7, #8]
800284a: f423 437f bic.w r3, r3, #65280 @ 0xff00
800284e: 60bb str r3, [r7, #8]
htim->Instance->SMCR = tmpsmcr;
8002850: 687b ldr r3, [r7, #4]
8002852: 681b ldr r3, [r3, #0]
8002854: 68ba ldr r2, [r7, #8]
8002856: 609a str r2, [r3, #8]
switch (sClockSourceConfig->ClockSource)
8002858: 683b ldr r3, [r7, #0]
800285a: 681b ldr r3, [r3, #0]
800285c: f5b3 5f00 cmp.w r3, #8192 @ 0x2000
8002860: d03e beq.n 80028e0 <HAL_TIM_ConfigClockSource+0xd4>
8002862: f5b3 5f00 cmp.w r3, #8192 @ 0x2000
8002866: f200 8087 bhi.w 8002978 <HAL_TIM_ConfigClockSource+0x16c>
800286a: f5b3 5f80 cmp.w r3, #4096 @ 0x1000
800286e: f000 8086 beq.w 800297e <HAL_TIM_ConfigClockSource+0x172>
8002872: f5b3 5f80 cmp.w r3, #4096 @ 0x1000
8002876: d87f bhi.n 8002978 <HAL_TIM_ConfigClockSource+0x16c>
8002878: 2b70 cmp r3, #112 @ 0x70
800287a: d01a beq.n 80028b2 <HAL_TIM_ConfigClockSource+0xa6>
800287c: 2b70 cmp r3, #112 @ 0x70
800287e: d87b bhi.n 8002978 <HAL_TIM_ConfigClockSource+0x16c>
8002880: 2b60 cmp r3, #96 @ 0x60
8002882: d050 beq.n 8002926 <HAL_TIM_ConfigClockSource+0x11a>
8002884: 2b60 cmp r3, #96 @ 0x60
8002886: d877 bhi.n 8002978 <HAL_TIM_ConfigClockSource+0x16c>
8002888: 2b50 cmp r3, #80 @ 0x50
800288a: d03c beq.n 8002906 <HAL_TIM_ConfigClockSource+0xfa>
800288c: 2b50 cmp r3, #80 @ 0x50
800288e: d873 bhi.n 8002978 <HAL_TIM_ConfigClockSource+0x16c>
8002890: 2b40 cmp r3, #64 @ 0x40
8002892: d058 beq.n 8002946 <HAL_TIM_ConfigClockSource+0x13a>
8002894: 2b40 cmp r3, #64 @ 0x40
8002896: d86f bhi.n 8002978 <HAL_TIM_ConfigClockSource+0x16c>
8002898: 2b30 cmp r3, #48 @ 0x30
800289a: d064 beq.n 8002966 <HAL_TIM_ConfigClockSource+0x15a>
800289c: 2b30 cmp r3, #48 @ 0x30
800289e: d86b bhi.n 8002978 <HAL_TIM_ConfigClockSource+0x16c>
80028a0: 2b20 cmp r3, #32
80028a2: d060 beq.n 8002966 <HAL_TIM_ConfigClockSource+0x15a>
80028a4: 2b20 cmp r3, #32
80028a6: d867 bhi.n 8002978 <HAL_TIM_ConfigClockSource+0x16c>
80028a8: 2b00 cmp r3, #0
80028aa: d05c beq.n 8002966 <HAL_TIM_ConfigClockSource+0x15a>
80028ac: 2b10 cmp r3, #16
80028ae: d05a beq.n 8002966 <HAL_TIM_ConfigClockSource+0x15a>
80028b0: e062 b.n 8002978 <HAL_TIM_ConfigClockSource+0x16c>
assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
/* Configure the ETR Clock source */
TIM_ETR_SetConfig(htim->Instance,
80028b2: 687b ldr r3, [r7, #4]
80028b4: 6818 ldr r0, [r3, #0]
sClockSourceConfig->ClockPrescaler,
80028b6: 683b ldr r3, [r7, #0]
80028b8: 6899 ldr r1, [r3, #8]
sClockSourceConfig->ClockPolarity,
80028ba: 683b ldr r3, [r7, #0]
80028bc: 685a ldr r2, [r3, #4]
sClockSourceConfig->ClockFilter);
80028be: 683b ldr r3, [r7, #0]
80028c0: 68db ldr r3, [r3, #12]
TIM_ETR_SetConfig(htim->Instance,
80028c2: f000 fa79 bl 8002db8 <TIM_ETR_SetConfig>
/* Select the External clock mode1 and the ETRF trigger */
tmpsmcr = htim->Instance->SMCR;
80028c6: 687b ldr r3, [r7, #4]
80028c8: 681b ldr r3, [r3, #0]
80028ca: 689b ldr r3, [r3, #8]
80028cc: 60bb str r3, [r7, #8]
tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
80028ce: 68bb ldr r3, [r7, #8]
80028d0: f043 0377 orr.w r3, r3, #119 @ 0x77
80028d4: 60bb str r3, [r7, #8]
/* Write to TIMx SMCR */
htim->Instance->SMCR = tmpsmcr;
80028d6: 687b ldr r3, [r7, #4]
80028d8: 681b ldr r3, [r3, #0]
80028da: 68ba ldr r2, [r7, #8]
80028dc: 609a str r2, [r3, #8]
break;
80028de: e04f b.n 8002980 <HAL_TIM_ConfigClockSource+0x174>
assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
/* Configure the ETR Clock source */
TIM_ETR_SetConfig(htim->Instance,
80028e0: 687b ldr r3, [r7, #4]
80028e2: 6818 ldr r0, [r3, #0]
sClockSourceConfig->ClockPrescaler,
80028e4: 683b ldr r3, [r7, #0]
80028e6: 6899 ldr r1, [r3, #8]
sClockSourceConfig->ClockPolarity,
80028e8: 683b ldr r3, [r7, #0]
80028ea: 685a ldr r2, [r3, #4]
sClockSourceConfig->ClockFilter);
80028ec: 683b ldr r3, [r7, #0]
80028ee: 68db ldr r3, [r3, #12]
TIM_ETR_SetConfig(htim->Instance,
80028f0: f000 fa62 bl 8002db8 <TIM_ETR_SetConfig>
/* Enable the External clock mode2 */
htim->Instance->SMCR |= TIM_SMCR_ECE;
80028f4: 687b ldr r3, [r7, #4]
80028f6: 681b ldr r3, [r3, #0]
80028f8: 689a ldr r2, [r3, #8]
80028fa: 687b ldr r3, [r7, #4]
80028fc: 681b ldr r3, [r3, #0]
80028fe: f442 4280 orr.w r2, r2, #16384 @ 0x4000
8002902: 609a str r2, [r3, #8]
break;
8002904: e03c b.n 8002980 <HAL_TIM_ConfigClockSource+0x174>
/* Check TI1 input conditioning related parameters */
assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
TIM_TI1_ConfigInputStage(htim->Instance,
8002906: 687b ldr r3, [r7, #4]
8002908: 6818 ldr r0, [r3, #0]
sClockSourceConfig->ClockPolarity,
800290a: 683b ldr r3, [r7, #0]
800290c: 6859 ldr r1, [r3, #4]
sClockSourceConfig->ClockFilter);
800290e: 683b ldr r3, [r7, #0]
8002910: 68db ldr r3, [r3, #12]
TIM_TI1_ConfigInputStage(htim->Instance,
8002912: 461a mov r2, r3
8002914: f000 f9d9 bl 8002cca <TIM_TI1_ConfigInputStage>
TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
8002918: 687b ldr r3, [r7, #4]
800291a: 681b ldr r3, [r3, #0]
800291c: 2150 movs r1, #80 @ 0x50
800291e: 4618 mov r0, r3
8002920: f000 fa30 bl 8002d84 <TIM_ITRx_SetConfig>
break;
8002924: e02c b.n 8002980 <HAL_TIM_ConfigClockSource+0x174>
/* Check TI2 input conditioning related parameters */
assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
TIM_TI2_ConfigInputStage(htim->Instance,
8002926: 687b ldr r3, [r7, #4]
8002928: 6818 ldr r0, [r3, #0]
sClockSourceConfig->ClockPolarity,
800292a: 683b ldr r3, [r7, #0]
800292c: 6859 ldr r1, [r3, #4]
sClockSourceConfig->ClockFilter);
800292e: 683b ldr r3, [r7, #0]
8002930: 68db ldr r3, [r3, #12]
TIM_TI2_ConfigInputStage(htim->Instance,
8002932: 461a mov r2, r3
8002934: f000 f9f7 bl 8002d26 <TIM_TI2_ConfigInputStage>
TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
8002938: 687b ldr r3, [r7, #4]
800293a: 681b ldr r3, [r3, #0]
800293c: 2160 movs r1, #96 @ 0x60
800293e: 4618 mov r0, r3
8002940: f000 fa20 bl 8002d84 <TIM_ITRx_SetConfig>
break;
8002944: e01c b.n 8002980 <HAL_TIM_ConfigClockSource+0x174>
/* Check TI1 input conditioning related parameters */
assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
TIM_TI1_ConfigInputStage(htim->Instance,
8002946: 687b ldr r3, [r7, #4]
8002948: 6818 ldr r0, [r3, #0]
sClockSourceConfig->ClockPolarity,
800294a: 683b ldr r3, [r7, #0]
800294c: 6859 ldr r1, [r3, #4]
sClockSourceConfig->ClockFilter);
800294e: 683b ldr r3, [r7, #0]
8002950: 68db ldr r3, [r3, #12]
TIM_TI1_ConfigInputStage(htim->Instance,
8002952: 461a mov r2, r3
8002954: f000 f9b9 bl 8002cca <TIM_TI1_ConfigInputStage>
TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
8002958: 687b ldr r3, [r7, #4]
800295a: 681b ldr r3, [r3, #0]
800295c: 2140 movs r1, #64 @ 0x40
800295e: 4618 mov r0, r3
8002960: f000 fa10 bl 8002d84 <TIM_ITRx_SetConfig>
break;
8002964: e00c b.n 8002980 <HAL_TIM_ConfigClockSource+0x174>
case TIM_CLOCKSOURCE_ITR3:
{
/* Check whether or not the timer instance supports internal trigger input */
assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
8002966: 687b ldr r3, [r7, #4]
8002968: 681a ldr r2, [r3, #0]
800296a: 683b ldr r3, [r7, #0]
800296c: 681b ldr r3, [r3, #0]
800296e: 4619 mov r1, r3
8002970: 4610 mov r0, r2
8002972: f000 fa07 bl 8002d84 <TIM_ITRx_SetConfig>
break;
8002976: e003 b.n 8002980 <HAL_TIM_ConfigClockSource+0x174>
}
default:
status = HAL_ERROR;
8002978: 2301 movs r3, #1
800297a: 73fb strb r3, [r7, #15]
break;
800297c: e000 b.n 8002980 <HAL_TIM_ConfigClockSource+0x174>
break;
800297e: bf00 nop
}
htim->State = HAL_TIM_STATE_READY;
8002980: 687b ldr r3, [r7, #4]
8002982: 2201 movs r2, #1
8002984: f883 2039 strb.w r2, [r3, #57] @ 0x39
__HAL_UNLOCK(htim);
8002988: 687b ldr r3, [r7, #4]
800298a: 2200 movs r2, #0
800298c: f883 2038 strb.w r2, [r3, #56] @ 0x38
return status;
8002990: 7bfb ldrb r3, [r7, #15]
}
8002992: 4618 mov r0, r3
8002994: 3710 adds r7, #16
8002996: 46bd mov sp, r7
8002998: bd80 pop {r7, pc}
0800299a <HAL_TIM_PeriodElapsedCallback>:
* @brief Period elapsed callback in non-blocking mode
* @param htim TIM handle
* @retval None
*/
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
800299a: b480 push {r7}
800299c: b083 sub sp, #12
800299e: af00 add r7, sp, #0
80029a0: 6078 str r0, [r7, #4]
UNUSED(htim);
/* NOTE : This function should not be modified, when the callback is needed,
the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
*/
}
80029a2: bf00 nop
80029a4: 370c adds r7, #12
80029a6: 46bd mov sp, r7
80029a8: bc80 pop {r7}
80029aa: 4770 bx lr
080029ac <HAL_TIM_OC_DelayElapsedCallback>:
* @brief Output Compare callback in non-blocking mode
* @param htim TIM OC handle
* @retval None
*/
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
80029ac: b480 push {r7}
80029ae: b083 sub sp, #12
80029b0: af00 add r7, sp, #0
80029b2: 6078 str r0, [r7, #4]
UNUSED(htim);
/* NOTE : This function should not be modified, when the callback is needed,
the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
*/
}
80029b4: bf00 nop
80029b6: 370c adds r7, #12
80029b8: 46bd mov sp, r7
80029ba: bc80 pop {r7}
80029bc: 4770 bx lr
080029be <HAL_TIM_IC_CaptureCallback>:
* @brief Input Capture callback in non-blocking mode
* @param htim TIM IC handle
* @retval None
*/
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
80029be: b480 push {r7}
80029c0: b083 sub sp, #12
80029c2: af00 add r7, sp, #0
80029c4: 6078 str r0, [r7, #4]
UNUSED(htim);
/* NOTE : This function should not be modified, when the callback is needed,
the HAL_TIM_IC_CaptureCallback could be implemented in the user file
*/
}
80029c6: bf00 nop
80029c8: 370c adds r7, #12
80029ca: 46bd mov sp, r7
80029cc: bc80 pop {r7}
80029ce: 4770 bx lr
080029d0 <HAL_TIM_PWM_PulseFinishedCallback>:
* @brief PWM Pulse finished callback in non-blocking mode
* @param htim TIM handle
* @retval None
*/
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
80029d0: b480 push {r7}
80029d2: b083 sub sp, #12
80029d4: af00 add r7, sp, #0
80029d6: 6078 str r0, [r7, #4]
UNUSED(htim);
/* NOTE : This function should not be modified, when the callback is needed,
the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
*/
}
80029d8: bf00 nop
80029da: 370c adds r7, #12
80029dc: 46bd mov sp, r7
80029de: bc80 pop {r7}
80029e0: 4770 bx lr
080029e2 <HAL_TIM_TriggerCallback>:
* @brief Hall Trigger detection callback in non-blocking mode
* @param htim TIM handle
* @retval None
*/
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
80029e2: b480 push {r7}
80029e4: b083 sub sp, #12
80029e6: af00 add r7, sp, #0
80029e8: 6078 str r0, [r7, #4]
UNUSED(htim);
/* NOTE : This function should not be modified, when the callback is needed,
the HAL_TIM_TriggerCallback could be implemented in the user file
*/
}
80029ea: bf00 nop
80029ec: 370c adds r7, #12
80029ee: 46bd mov sp, r7
80029f0: bc80 pop {r7}
80029f2: 4770 bx lr
080029f4 <TIM_Base_SetConfig>:
* @param TIMx TIM peripheral
* @param Structure TIM Base configuration structure
* @retval None
*/
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
80029f4: b480 push {r7}
80029f6: b085 sub sp, #20
80029f8: af00 add r7, sp, #0
80029fa: 6078 str r0, [r7, #4]
80029fc: 6039 str r1, [r7, #0]
uint32_t tmpcr1;
tmpcr1 = TIMx->CR1;
80029fe: 687b ldr r3, [r7, #4]
8002a00: 681b ldr r3, [r3, #0]
8002a02: 60fb str r3, [r7, #12]
/* Set TIM Time Base Unit parameters ---------------------------------------*/
if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
8002a04: 687b ldr r3, [r7, #4]
8002a06: f1b3 4f80 cmp.w r3, #1073741824 @ 0x40000000
8002a0a: d00f beq.n 8002a2c <TIM_Base_SetConfig+0x38>
8002a0c: 687b ldr r3, [r7, #4]
8002a0e: 4a2e ldr r2, [pc, #184] @ (8002ac8 <TIM_Base_SetConfig+0xd4>)
8002a10: 4293 cmp r3, r2
8002a12: d00b beq.n 8002a2c <TIM_Base_SetConfig+0x38>
8002a14: 687b ldr r3, [r7, #4]
8002a16: 4a2d ldr r2, [pc, #180] @ (8002acc <TIM_Base_SetConfig+0xd8>)
8002a18: 4293 cmp r3, r2
8002a1a: d007 beq.n 8002a2c <TIM_Base_SetConfig+0x38>
8002a1c: 687b ldr r3, [r7, #4]
8002a1e: 4a2c ldr r2, [pc, #176] @ (8002ad0 <TIM_Base_SetConfig+0xdc>)
8002a20: 4293 cmp r3, r2
8002a22: d003 beq.n 8002a2c <TIM_Base_SetConfig+0x38>
8002a24: 687b ldr r3, [r7, #4]
8002a26: 4a2b ldr r2, [pc, #172] @ (8002ad4 <TIM_Base_SetConfig+0xe0>)
8002a28: 4293 cmp r3, r2
8002a2a: d108 bne.n 8002a3e <TIM_Base_SetConfig+0x4a>
{
/* Select the Counter Mode */
tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
8002a2c: 68fb ldr r3, [r7, #12]
8002a2e: f023 0370 bic.w r3, r3, #112 @ 0x70
8002a32: 60fb str r3, [r7, #12]
tmpcr1 |= Structure->CounterMode;
8002a34: 683b ldr r3, [r7, #0]
8002a36: 685b ldr r3, [r3, #4]
8002a38: 68fa ldr r2, [r7, #12]
8002a3a: 4313 orrs r3, r2
8002a3c: 60fb str r3, [r7, #12]
}
if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
8002a3e: 687b ldr r3, [r7, #4]
8002a40: f1b3 4f80 cmp.w r3, #1073741824 @ 0x40000000
8002a44: d017 beq.n 8002a76 <TIM_Base_SetConfig+0x82>
8002a46: 687b ldr r3, [r7, #4]
8002a48: 4a1f ldr r2, [pc, #124] @ (8002ac8 <TIM_Base_SetConfig+0xd4>)
8002a4a: 4293 cmp r3, r2
8002a4c: d013 beq.n 8002a76 <TIM_Base_SetConfig+0x82>
8002a4e: 687b ldr r3, [r7, #4]
8002a50: 4a1e ldr r2, [pc, #120] @ (8002acc <TIM_Base_SetConfig+0xd8>)
8002a52: 4293 cmp r3, r2
8002a54: d00f beq.n 8002a76 <TIM_Base_SetConfig+0x82>
8002a56: 687b ldr r3, [r7, #4]
8002a58: 4a1d ldr r2, [pc, #116] @ (8002ad0 <TIM_Base_SetConfig+0xdc>)
8002a5a: 4293 cmp r3, r2
8002a5c: d00b beq.n 8002a76 <TIM_Base_SetConfig+0x82>
8002a5e: 687b ldr r3, [r7, #4]
8002a60: 4a1c ldr r2, [pc, #112] @ (8002ad4 <TIM_Base_SetConfig+0xe0>)
8002a62: 4293 cmp r3, r2
8002a64: d007 beq.n 8002a76 <TIM_Base_SetConfig+0x82>
8002a66: 687b ldr r3, [r7, #4]
8002a68: 4a1b ldr r2, [pc, #108] @ (8002ad8 <TIM_Base_SetConfig+0xe4>)
8002a6a: 4293 cmp r3, r2
8002a6c: d003 beq.n 8002a76 <TIM_Base_SetConfig+0x82>
8002a6e: 687b ldr r3, [r7, #4]
8002a70: 4a1a ldr r2, [pc, #104] @ (8002adc <TIM_Base_SetConfig+0xe8>)
8002a72: 4293 cmp r3, r2
8002a74: d108 bne.n 8002a88 <TIM_Base_SetConfig+0x94>
{
/* Set the clock division */
tmpcr1 &= ~TIM_CR1_CKD;
8002a76: 68fb ldr r3, [r7, #12]
8002a78: f423 7340 bic.w r3, r3, #768 @ 0x300
8002a7c: 60fb str r3, [r7, #12]
tmpcr1 |= (uint32_t)Structure->ClockDivision;
8002a7e: 683b ldr r3, [r7, #0]
8002a80: 68db ldr r3, [r3, #12]
8002a82: 68fa ldr r2, [r7, #12]
8002a84: 4313 orrs r3, r2
8002a86: 60fb str r3, [r7, #12]
}
/* Set the auto-reload preload */
MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
8002a88: 68fb ldr r3, [r7, #12]
8002a8a: f023 0280 bic.w r2, r3, #128 @ 0x80
8002a8e: 683b ldr r3, [r7, #0]
8002a90: 691b ldr r3, [r3, #16]
8002a92: 4313 orrs r3, r2
8002a94: 60fb str r3, [r7, #12]
/* Set the Autoreload value */
TIMx->ARR = (uint32_t)Structure->Period ;
8002a96: 683b ldr r3, [r7, #0]
8002a98: 689a ldr r2, [r3, #8]
8002a9a: 687b ldr r3, [r7, #4]
8002a9c: 62da str r2, [r3, #44] @ 0x2c
/* Set the Prescaler value */
TIMx->PSC = Structure->Prescaler;
8002a9e: 683b ldr r3, [r7, #0]
8002aa0: 681a ldr r2, [r3, #0]
8002aa2: 687b ldr r3, [r7, #4]
8002aa4: 629a str r2, [r3, #40] @ 0x28
/* Disable Update Event (UEV) with Update Generation (UG)
by changing Update Request Source (URS) to avoid Update flag (UIF) */
SET_BIT(TIMx->CR1, TIM_CR1_URS);
8002aa6: 687b ldr r3, [r7, #4]
8002aa8: 681b ldr r3, [r3, #0]
8002aaa: f043 0204 orr.w r2, r3, #4
8002aae: 687b ldr r3, [r7, #4]
8002ab0: 601a str r2, [r3, #0]
/* Generate an update event to reload the Prescaler
and the repetition counter (only for advanced timer) value immediately */
TIMx->EGR = TIM_EGR_UG;
8002ab2: 687b ldr r3, [r7, #4]
8002ab4: 2201 movs r2, #1
8002ab6: 615a str r2, [r3, #20]
TIMx->CR1 = tmpcr1;
8002ab8: 687b ldr r3, [r7, #4]
8002aba: 68fa ldr r2, [r7, #12]
8002abc: 601a str r2, [r3, #0]
}
8002abe: bf00 nop
8002ac0: 3714 adds r7, #20
8002ac2: 46bd mov sp, r7
8002ac4: bc80 pop {r7}
8002ac6: 4770 bx lr
8002ac8: 40000400 .word 0x40000400
8002acc: 40000800 .word 0x40000800
8002ad0: 40000c00 .word 0x40000c00
8002ad4: 40010800 .word 0x40010800
8002ad8: 40010c00 .word 0x40010c00
8002adc: 40011000 .word 0x40011000
08002ae0 <TIM_OC1_SetConfig>:
* @param TIMx to select the TIM peripheral
* @param OC_Config The output configuration structure
* @retval None
*/
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
8002ae0: b480 push {r7}
8002ae2: b087 sub sp, #28
8002ae4: af00 add r7, sp, #0
8002ae6: 6078 str r0, [r7, #4]
8002ae8: 6039 str r1, [r7, #0]
uint32_t tmpccmrx;
uint32_t tmpccer;
uint32_t tmpcr2;
/* Get the TIMx CCER register value */
tmpccer = TIMx->CCER;
8002aea: 687b ldr r3, [r7, #4]
8002aec: 6a1b ldr r3, [r3, #32]
8002aee: 617b str r3, [r7, #20]
/* Disable the Channel 1: Reset the CC1E Bit */
TIMx->CCER &= ~TIM_CCER_CC1E;
8002af0: 687b ldr r3, [r7, #4]
8002af2: 6a1b ldr r3, [r3, #32]
8002af4: f023 0201 bic.w r2, r3, #1
8002af8: 687b ldr r3, [r7, #4]
8002afa: 621a str r2, [r3, #32]
/* Get the TIMx CR2 register value */
tmpcr2 = TIMx->CR2;
8002afc: 687b ldr r3, [r7, #4]
8002afe: 685b ldr r3, [r3, #4]
8002b00: 613b str r3, [r7, #16]
/* Get the TIMx CCMR1 register value */
tmpccmrx = TIMx->CCMR1;
8002b02: 687b ldr r3, [r7, #4]
8002b04: 699b ldr r3, [r3, #24]
8002b06: 60fb str r3, [r7, #12]
/* Reset the Output Compare Mode Bits */
tmpccmrx &= ~TIM_CCMR1_OC1M;
8002b08: 68fb ldr r3, [r7, #12]
8002b0a: f023 0370 bic.w r3, r3, #112 @ 0x70
8002b0e: 60fb str r3, [r7, #12]
tmpccmrx &= ~TIM_CCMR1_CC1S;
8002b10: 68fb ldr r3, [r7, #12]
8002b12: f023 0303 bic.w r3, r3, #3
8002b16: 60fb str r3, [r7, #12]
/* Select the Output Compare Mode */
tmpccmrx |= OC_Config->OCMode;
8002b18: 683b ldr r3, [r7, #0]
8002b1a: 681b ldr r3, [r3, #0]
8002b1c: 68fa ldr r2, [r7, #12]
8002b1e: 4313 orrs r3, r2
8002b20: 60fb str r3, [r7, #12]
/* Reset the Output Polarity level */
tmpccer &= ~TIM_CCER_CC1P;
8002b22: 697b ldr r3, [r7, #20]
8002b24: f023 0302 bic.w r3, r3, #2
8002b28: 617b str r3, [r7, #20]
/* Set the Output Compare Polarity */
tmpccer |= OC_Config->OCPolarity;
8002b2a: 683b ldr r3, [r7, #0]
8002b2c: 689b ldr r3, [r3, #8]
8002b2e: 697a ldr r2, [r7, #20]
8002b30: 4313 orrs r3, r2
8002b32: 617b str r3, [r7, #20]
/* Write to TIMx CR2 */
TIMx->CR2 = tmpcr2;
8002b34: 687b ldr r3, [r7, #4]
8002b36: 693a ldr r2, [r7, #16]
8002b38: 605a str r2, [r3, #4]
/* Write to TIMx CCMR1 */
TIMx->CCMR1 = tmpccmrx;
8002b3a: 687b ldr r3, [r7, #4]
8002b3c: 68fa ldr r2, [r7, #12]
8002b3e: 619a str r2, [r3, #24]
/* Set the Capture Compare Register value */
TIMx->CCR1 = OC_Config->Pulse;
8002b40: 683b ldr r3, [r7, #0]
8002b42: 685a ldr r2, [r3, #4]
8002b44: 687b ldr r3, [r7, #4]
8002b46: 635a str r2, [r3, #52] @ 0x34
/* Write to TIMx CCER */
TIMx->CCER = tmpccer;
8002b48: 687b ldr r3, [r7, #4]
8002b4a: 697a ldr r2, [r7, #20]
8002b4c: 621a str r2, [r3, #32]
}
8002b4e: bf00 nop
8002b50: 371c adds r7, #28
8002b52: 46bd mov sp, r7
8002b54: bc80 pop {r7}
8002b56: 4770 bx lr
08002b58 <TIM_OC2_SetConfig>:
* @param TIMx to select the TIM peripheral
* @param OC_Config The output configuration structure
* @retval None
*/
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
8002b58: b480 push {r7}
8002b5a: b087 sub sp, #28
8002b5c: af00 add r7, sp, #0
8002b5e: 6078 str r0, [r7, #4]
8002b60: 6039 str r1, [r7, #0]
uint32_t tmpccmrx;
uint32_t tmpccer;
uint32_t tmpcr2;
/* Get the TIMx CCER register value */
tmpccer = TIMx->CCER;
8002b62: 687b ldr r3, [r7, #4]
8002b64: 6a1b ldr r3, [r3, #32]
8002b66: 617b str r3, [r7, #20]
/* Disable the Channel 2: Reset the CC2E Bit */
TIMx->CCER &= ~TIM_CCER_CC2E;
8002b68: 687b ldr r3, [r7, #4]
8002b6a: 6a1b ldr r3, [r3, #32]
8002b6c: f023 0210 bic.w r2, r3, #16
8002b70: 687b ldr r3, [r7, #4]
8002b72: 621a str r2, [r3, #32]
/* Get the TIMx CR2 register value */
tmpcr2 = TIMx->CR2;
8002b74: 687b ldr r3, [r7, #4]
8002b76: 685b ldr r3, [r3, #4]
8002b78: 613b str r3, [r7, #16]
/* Get the TIMx CCMR1 register value */
tmpccmrx = TIMx->CCMR1;
8002b7a: 687b ldr r3, [r7, #4]
8002b7c: 699b ldr r3, [r3, #24]
8002b7e: 60fb str r3, [r7, #12]
/* Reset the Output Compare mode and Capture/Compare selection Bits */
tmpccmrx &= ~TIM_CCMR1_OC2M;
8002b80: 68fb ldr r3, [r7, #12]
8002b82: f423 43e0 bic.w r3, r3, #28672 @ 0x7000
8002b86: 60fb str r3, [r7, #12]
tmpccmrx &= ~TIM_CCMR1_CC2S;
8002b88: 68fb ldr r3, [r7, #12]
8002b8a: f423 7340 bic.w r3, r3, #768 @ 0x300
8002b8e: 60fb str r3, [r7, #12]
/* Select the Output Compare Mode */
tmpccmrx |= (OC_Config->OCMode << 8U);
8002b90: 683b ldr r3, [r7, #0]
8002b92: 681b ldr r3, [r3, #0]
8002b94: 021b lsls r3, r3, #8
8002b96: 68fa ldr r2, [r7, #12]
8002b98: 4313 orrs r3, r2
8002b9a: 60fb str r3, [r7, #12]
/* Reset the Output Polarity level */
tmpccer &= ~TIM_CCER_CC2P;
8002b9c: 697b ldr r3, [r7, #20]
8002b9e: f023 0320 bic.w r3, r3, #32
8002ba2: 617b str r3, [r7, #20]
/* Set the Output Compare Polarity */
tmpccer |= (OC_Config->OCPolarity << 4U);
8002ba4: 683b ldr r3, [r7, #0]
8002ba6: 689b ldr r3, [r3, #8]
8002ba8: 011b lsls r3, r3, #4
8002baa: 697a ldr r2, [r7, #20]
8002bac: 4313 orrs r3, r2
8002bae: 617b str r3, [r7, #20]
/* Write to TIMx CR2 */
TIMx->CR2 = tmpcr2;
8002bb0: 687b ldr r3, [r7, #4]
8002bb2: 693a ldr r2, [r7, #16]
8002bb4: 605a str r2, [r3, #4]
/* Write to TIMx CCMR1 */
TIMx->CCMR1 = tmpccmrx;
8002bb6: 687b ldr r3, [r7, #4]
8002bb8: 68fa ldr r2, [r7, #12]
8002bba: 619a str r2, [r3, #24]
/* Set the Capture Compare Register value */
TIMx->CCR2 = OC_Config->Pulse;
8002bbc: 683b ldr r3, [r7, #0]
8002bbe: 685a ldr r2, [r3, #4]
8002bc0: 687b ldr r3, [r7, #4]
8002bc2: 639a str r2, [r3, #56] @ 0x38
/* Write to TIMx CCER */
TIMx->CCER = tmpccer;
8002bc4: 687b ldr r3, [r7, #4]
8002bc6: 697a ldr r2, [r7, #20]
8002bc8: 621a str r2, [r3, #32]
}
8002bca: bf00 nop
8002bcc: 371c adds r7, #28
8002bce: 46bd mov sp, r7
8002bd0: bc80 pop {r7}
8002bd2: 4770 bx lr
08002bd4 <TIM_OC3_SetConfig>:
* @param TIMx to select the TIM peripheral
* @param OC_Config The output configuration structure
* @retval None
*/
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
8002bd4: b480 push {r7}
8002bd6: b087 sub sp, #28
8002bd8: af00 add r7, sp, #0
8002bda: 6078 str r0, [r7, #4]
8002bdc: 6039 str r1, [r7, #0]
uint32_t tmpccmrx;
uint32_t tmpccer;
uint32_t tmpcr2;
/* Get the TIMx CCER register value */
tmpccer = TIMx->CCER;
8002bde: 687b ldr r3, [r7, #4]
8002be0: 6a1b ldr r3, [r3, #32]
8002be2: 617b str r3, [r7, #20]
/* Disable the Channel 3: Reset the CC2E Bit */
TIMx->CCER &= ~TIM_CCER_CC3E;
8002be4: 687b ldr r3, [r7, #4]
8002be6: 6a1b ldr r3, [r3, #32]
8002be8: f423 7280 bic.w r2, r3, #256 @ 0x100
8002bec: 687b ldr r3, [r7, #4]
8002bee: 621a str r2, [r3, #32]
/* Get the TIMx CR2 register value */
tmpcr2 = TIMx->CR2;
8002bf0: 687b ldr r3, [r7, #4]
8002bf2: 685b ldr r3, [r3, #4]
8002bf4: 613b str r3, [r7, #16]
/* Get the TIMx CCMR2 register value */
tmpccmrx = TIMx->CCMR2;
8002bf6: 687b ldr r3, [r7, #4]
8002bf8: 69db ldr r3, [r3, #28]
8002bfa: 60fb str r3, [r7, #12]
/* Reset the Output Compare mode and Capture/Compare selection Bits */
tmpccmrx &= ~TIM_CCMR2_OC3M;
8002bfc: 68fb ldr r3, [r7, #12]
8002bfe: f023 0370 bic.w r3, r3, #112 @ 0x70
8002c02: 60fb str r3, [r7, #12]
tmpccmrx &= ~TIM_CCMR2_CC3S;
8002c04: 68fb ldr r3, [r7, #12]
8002c06: f023 0303 bic.w r3, r3, #3
8002c0a: 60fb str r3, [r7, #12]
/* Select the Output Compare Mode */
tmpccmrx |= OC_Config->OCMode;
8002c0c: 683b ldr r3, [r7, #0]
8002c0e: 681b ldr r3, [r3, #0]
8002c10: 68fa ldr r2, [r7, #12]
8002c12: 4313 orrs r3, r2
8002c14: 60fb str r3, [r7, #12]
/* Reset the Output Polarity level */
tmpccer &= ~TIM_CCER_CC3P;
8002c16: 697b ldr r3, [r7, #20]
8002c18: f423 7300 bic.w r3, r3, #512 @ 0x200
8002c1c: 617b str r3, [r7, #20]
/* Set the Output Compare Polarity */
tmpccer |= (OC_Config->OCPolarity << 8U);
8002c1e: 683b ldr r3, [r7, #0]
8002c20: 689b ldr r3, [r3, #8]
8002c22: 021b lsls r3, r3, #8
8002c24: 697a ldr r2, [r7, #20]
8002c26: 4313 orrs r3, r2
8002c28: 617b str r3, [r7, #20]
/* Write to TIMx CR2 */
TIMx->CR2 = tmpcr2;
8002c2a: 687b ldr r3, [r7, #4]
8002c2c: 693a ldr r2, [r7, #16]
8002c2e: 605a str r2, [r3, #4]
/* Write to TIMx CCMR2 */
TIMx->CCMR2 = tmpccmrx;
8002c30: 687b ldr r3, [r7, #4]
8002c32: 68fa ldr r2, [r7, #12]
8002c34: 61da str r2, [r3, #28]
/* Set the Capture Compare Register value */
TIMx->CCR3 = OC_Config->Pulse;
8002c36: 683b ldr r3, [r7, #0]
8002c38: 685a ldr r2, [r3, #4]
8002c3a: 687b ldr r3, [r7, #4]
8002c3c: 63da str r2, [r3, #60] @ 0x3c
/* Write to TIMx CCER */
TIMx->CCER = tmpccer;
8002c3e: 687b ldr r3, [r7, #4]
8002c40: 697a ldr r2, [r7, #20]
8002c42: 621a str r2, [r3, #32]
}
8002c44: bf00 nop
8002c46: 371c adds r7, #28
8002c48: 46bd mov sp, r7
8002c4a: bc80 pop {r7}
8002c4c: 4770 bx lr
08002c4e <TIM_OC4_SetConfig>:
* @param TIMx to select the TIM peripheral
* @param OC_Config The output configuration structure
* @retval None
*/
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
8002c4e: b480 push {r7}
8002c50: b087 sub sp, #28
8002c52: af00 add r7, sp, #0
8002c54: 6078 str r0, [r7, #4]
8002c56: 6039 str r1, [r7, #0]
uint32_t tmpccmrx;
uint32_t tmpccer;
uint32_t tmpcr2;
/* Get the TIMx CCER register value */
tmpccer = TIMx->CCER;
8002c58: 687b ldr r3, [r7, #4]
8002c5a: 6a1b ldr r3, [r3, #32]
8002c5c: 617b str r3, [r7, #20]
/* Disable the Channel 4: Reset the CC4E Bit */
TIMx->CCER &= ~TIM_CCER_CC4E;
8002c5e: 687b ldr r3, [r7, #4]
8002c60: 6a1b ldr r3, [r3, #32]
8002c62: f423 5280 bic.w r2, r3, #4096 @ 0x1000
8002c66: 687b ldr r3, [r7, #4]
8002c68: 621a str r2, [r3, #32]
/* Get the TIMx CR2 register value */
tmpcr2 = TIMx->CR2;
8002c6a: 687b ldr r3, [r7, #4]
8002c6c: 685b ldr r3, [r3, #4]
8002c6e: 613b str r3, [r7, #16]
/* Get the TIMx CCMR2 register value */
tmpccmrx = TIMx->CCMR2;
8002c70: 687b ldr r3, [r7, #4]
8002c72: 69db ldr r3, [r3, #28]
8002c74: 60fb str r3, [r7, #12]
/* Reset the Output Compare mode and Capture/Compare selection Bits */
tmpccmrx &= ~TIM_CCMR2_OC4M;
8002c76: 68fb ldr r3, [r7, #12]
8002c78: f423 43e0 bic.w r3, r3, #28672 @ 0x7000
8002c7c: 60fb str r3, [r7, #12]
tmpccmrx &= ~TIM_CCMR2_CC4S;
8002c7e: 68fb ldr r3, [r7, #12]
8002c80: f423 7340 bic.w r3, r3, #768 @ 0x300
8002c84: 60fb str r3, [r7, #12]
/* Select the Output Compare Mode */
tmpccmrx |= (OC_Config->OCMode << 8U);
8002c86: 683b ldr r3, [r7, #0]
8002c88: 681b ldr r3, [r3, #0]
8002c8a: 021b lsls r3, r3, #8
8002c8c: 68fa ldr r2, [r7, #12]
8002c8e: 4313 orrs r3, r2
8002c90: 60fb str r3, [r7, #12]
/* Reset the Output Polarity level */
tmpccer &= ~TIM_CCER_CC4P;
8002c92: 697b ldr r3, [r7, #20]
8002c94: f423 5300 bic.w r3, r3, #8192 @ 0x2000
8002c98: 617b str r3, [r7, #20]
/* Set the Output Compare Polarity */
tmpccer |= (OC_Config->OCPolarity << 12U);
8002c9a: 683b ldr r3, [r7, #0]
8002c9c: 689b ldr r3, [r3, #8]
8002c9e: 031b lsls r3, r3, #12
8002ca0: 697a ldr r2, [r7, #20]
8002ca2: 4313 orrs r3, r2
8002ca4: 617b str r3, [r7, #20]
/* Write to TIMx CR2 */
TIMx->CR2 = tmpcr2;
8002ca6: 687b ldr r3, [r7, #4]
8002ca8: 693a ldr r2, [r7, #16]
8002caa: 605a str r2, [r3, #4]
/* Write to TIMx CCMR2 */
TIMx->CCMR2 = tmpccmrx;
8002cac: 687b ldr r3, [r7, #4]
8002cae: 68fa ldr r2, [r7, #12]
8002cb0: 61da str r2, [r3, #28]
/* Set the Capture Compare Register value */
TIMx->CCR4 = OC_Config->Pulse;
8002cb2: 683b ldr r3, [r7, #0]
8002cb4: 685a ldr r2, [r3, #4]
8002cb6: 687b ldr r3, [r7, #4]
8002cb8: 641a str r2, [r3, #64] @ 0x40
/* Write to TIMx CCER */
TIMx->CCER = tmpccer;
8002cba: 687b ldr r3, [r7, #4]
8002cbc: 697a ldr r2, [r7, #20]
8002cbe: 621a str r2, [r3, #32]
}
8002cc0: bf00 nop
8002cc2: 371c adds r7, #28
8002cc4: 46bd mov sp, r7
8002cc6: bc80 pop {r7}
8002cc8: 4770 bx lr
08002cca <TIM_TI1_ConfigInputStage>:
* @param TIM_ICFilter Specifies the Input Capture Filter.
* This parameter must be a value between 0x00 and 0x0F.
* @retval None
*/
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
8002cca: b480 push {r7}
8002ccc: b087 sub sp, #28
8002cce: af00 add r7, sp, #0
8002cd0: 60f8 str r0, [r7, #12]
8002cd2: 60b9 str r1, [r7, #8]
8002cd4: 607a str r2, [r7, #4]
uint32_t tmpccmr1;
uint32_t tmpccer;
/* Disable the Channel 1: Reset the CC1E Bit */
tmpccer = TIMx->CCER;
8002cd6: 68fb ldr r3, [r7, #12]
8002cd8: 6a1b ldr r3, [r3, #32]
8002cda: 617b str r3, [r7, #20]
TIMx->CCER &= ~TIM_CCER_CC1E;
8002cdc: 68fb ldr r3, [r7, #12]
8002cde: 6a1b ldr r3, [r3, #32]
8002ce0: f023 0201 bic.w r2, r3, #1
8002ce4: 68fb ldr r3, [r7, #12]
8002ce6: 621a str r2, [r3, #32]
tmpccmr1 = TIMx->CCMR1;
8002ce8: 68fb ldr r3, [r7, #12]
8002cea: 699b ldr r3, [r3, #24]
8002cec: 613b str r3, [r7, #16]
/* Set the filter */
tmpccmr1 &= ~TIM_CCMR1_IC1F;
8002cee: 693b ldr r3, [r7, #16]
8002cf0: f023 03f0 bic.w r3, r3, #240 @ 0xf0
8002cf4: 613b str r3, [r7, #16]
tmpccmr1 |= (TIM_ICFilter << 4U);
8002cf6: 687b ldr r3, [r7, #4]
8002cf8: 011b lsls r3, r3, #4
8002cfa: 693a ldr r2, [r7, #16]
8002cfc: 4313 orrs r3, r2
8002cfe: 613b str r3, [r7, #16]
/* Select the Polarity and set the CC1E Bit */
tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
8002d00: 697b ldr r3, [r7, #20]
8002d02: f023 030a bic.w r3, r3, #10
8002d06: 617b str r3, [r7, #20]
tmpccer |= TIM_ICPolarity;
8002d08: 697a ldr r2, [r7, #20]
8002d0a: 68bb ldr r3, [r7, #8]
8002d0c: 4313 orrs r3, r2
8002d0e: 617b str r3, [r7, #20]
/* Write to TIMx CCMR1 and CCER registers */
TIMx->CCMR1 = tmpccmr1;
8002d10: 68fb ldr r3, [r7, #12]
8002d12: 693a ldr r2, [r7, #16]
8002d14: 619a str r2, [r3, #24]
TIMx->CCER = tmpccer;
8002d16: 68fb ldr r3, [r7, #12]
8002d18: 697a ldr r2, [r7, #20]
8002d1a: 621a str r2, [r3, #32]
}
8002d1c: bf00 nop
8002d1e: 371c adds r7, #28
8002d20: 46bd mov sp, r7
8002d22: bc80 pop {r7}
8002d24: 4770 bx lr
08002d26 <TIM_TI2_ConfigInputStage>:
* @param TIM_ICFilter Specifies the Input Capture Filter.
* This parameter must be a value between 0x00 and 0x0F.
* @retval None
*/
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
8002d26: b480 push {r7}
8002d28: b087 sub sp, #28
8002d2a: af00 add r7, sp, #0
8002d2c: 60f8 str r0, [r7, #12]
8002d2e: 60b9 str r1, [r7, #8]
8002d30: 607a str r2, [r7, #4]
uint32_t tmpccmr1;
uint32_t tmpccer;
/* Disable the Channel 2: Reset the CC2E Bit */
tmpccer = TIMx->CCER;
8002d32: 68fb ldr r3, [r7, #12]
8002d34: 6a1b ldr r3, [r3, #32]
8002d36: 617b str r3, [r7, #20]
TIMx->CCER &= ~TIM_CCER_CC2E;
8002d38: 68fb ldr r3, [r7, #12]
8002d3a: 6a1b ldr r3, [r3, #32]
8002d3c: f023 0210 bic.w r2, r3, #16
8002d40: 68fb ldr r3, [r7, #12]
8002d42: 621a str r2, [r3, #32]
tmpccmr1 = TIMx->CCMR1;
8002d44: 68fb ldr r3, [r7, #12]
8002d46: 699b ldr r3, [r3, #24]
8002d48: 613b str r3, [r7, #16]
/* Set the filter */
tmpccmr1 &= ~TIM_CCMR1_IC2F;
8002d4a: 693b ldr r3, [r7, #16]
8002d4c: f423 4370 bic.w r3, r3, #61440 @ 0xf000
8002d50: 613b str r3, [r7, #16]
tmpccmr1 |= (TIM_ICFilter << 12U);
8002d52: 687b ldr r3, [r7, #4]
8002d54: 031b lsls r3, r3, #12
8002d56: 693a ldr r2, [r7, #16]
8002d58: 4313 orrs r3, r2
8002d5a: 613b str r3, [r7, #16]
/* Select the Polarity and set the CC2E Bit */
tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
8002d5c: 697b ldr r3, [r7, #20]
8002d5e: f023 03a0 bic.w r3, r3, #160 @ 0xa0
8002d62: 617b str r3, [r7, #20]
tmpccer |= (TIM_ICPolarity << 4U);
8002d64: 68bb ldr r3, [r7, #8]
8002d66: 011b lsls r3, r3, #4
8002d68: 697a ldr r2, [r7, #20]
8002d6a: 4313 orrs r3, r2
8002d6c: 617b str r3, [r7, #20]
/* Write to TIMx CCMR1 and CCER registers */
TIMx->CCMR1 = tmpccmr1 ;
8002d6e: 68fb ldr r3, [r7, #12]
8002d70: 693a ldr r2, [r7, #16]
8002d72: 619a str r2, [r3, #24]
TIMx->CCER = tmpccer;
8002d74: 68fb ldr r3, [r7, #12]
8002d76: 697a ldr r2, [r7, #20]
8002d78: 621a str r2, [r3, #32]
}
8002d7a: bf00 nop
8002d7c: 371c adds r7, #28
8002d7e: 46bd mov sp, r7
8002d80: bc80 pop {r7}
8002d82: 4770 bx lr
08002d84 <TIM_ITRx_SetConfig>:
* @arg TIM_TS_TI2FP2: Filtered Timer Input 2
* @arg TIM_TS_ETRF: External Trigger input
* @retval None
*/
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
8002d84: b480 push {r7}
8002d86: b085 sub sp, #20
8002d88: af00 add r7, sp, #0
8002d8a: 6078 str r0, [r7, #4]
8002d8c: 6039 str r1, [r7, #0]
uint32_t tmpsmcr;
/* Get the TIMx SMCR register value */
tmpsmcr = TIMx->SMCR;
8002d8e: 687b ldr r3, [r7, #4]
8002d90: 689b ldr r3, [r3, #8]
8002d92: 60fb str r3, [r7, #12]
/* Reset the TS Bits */
tmpsmcr &= ~TIM_SMCR_TS;
8002d94: 68fb ldr r3, [r7, #12]
8002d96: f023 0370 bic.w r3, r3, #112 @ 0x70
8002d9a: 60fb str r3, [r7, #12]
/* Set the Input Trigger source and the slave mode*/
tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
8002d9c: 683a ldr r2, [r7, #0]
8002d9e: 68fb ldr r3, [r7, #12]
8002da0: 4313 orrs r3, r2
8002da2: f043 0307 orr.w r3, r3, #7
8002da6: 60fb str r3, [r7, #12]
/* Write to TIMx SMCR */
TIMx->SMCR = tmpsmcr;
8002da8: 687b ldr r3, [r7, #4]
8002daa: 68fa ldr r2, [r7, #12]
8002dac: 609a str r2, [r3, #8]
}
8002dae: bf00 nop
8002db0: 3714 adds r7, #20
8002db2: 46bd mov sp, r7
8002db4: bc80 pop {r7}
8002db6: 4770 bx lr
08002db8 <TIM_ETR_SetConfig>:
* This parameter must be a value between 0x00 and 0x0F
* @retval None
*/
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
8002db8: b480 push {r7}
8002dba: b087 sub sp, #28
8002dbc: af00 add r7, sp, #0
8002dbe: 60f8 str r0, [r7, #12]
8002dc0: 60b9 str r1, [r7, #8]
8002dc2: 607a str r2, [r7, #4]
8002dc4: 603b str r3, [r7, #0]
uint32_t tmpsmcr;
tmpsmcr = TIMx->SMCR;
8002dc6: 68fb ldr r3, [r7, #12]
8002dc8: 689b ldr r3, [r3, #8]
8002dca: 617b str r3, [r7, #20]
/* Reset the ETR Bits */
tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
8002dcc: 697b ldr r3, [r7, #20]
8002dce: f423 437f bic.w r3, r3, #65280 @ 0xff00
8002dd2: 617b str r3, [r7, #20]
/* Set the Prescaler, the Filter value and the Polarity */
tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
8002dd4: 683b ldr r3, [r7, #0]
8002dd6: 021a lsls r2, r3, #8
8002dd8: 687b ldr r3, [r7, #4]
8002dda: 431a orrs r2, r3
8002ddc: 68bb ldr r3, [r7, #8]
8002dde: 4313 orrs r3, r2
8002de0: 697a ldr r2, [r7, #20]
8002de2: 4313 orrs r3, r2
8002de4: 617b str r3, [r7, #20]
/* Write to TIMx SMCR */
TIMx->SMCR = tmpsmcr;
8002de6: 68fb ldr r3, [r7, #12]
8002de8: 697a ldr r2, [r7, #20]
8002dea: 609a str r2, [r3, #8]
}
8002dec: bf00 nop
8002dee: 371c adds r7, #28
8002df0: 46bd mov sp, r7
8002df2: bc80 pop {r7}
8002df4: 4770 bx lr
08002df6 <TIM_CCxChannelCmd>:
* @param ChannelState specifies the TIM Channel CCxE bit new state.
* This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
* @retval None
*/
static void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
8002df6: b480 push {r7}
8002df8: b087 sub sp, #28
8002dfa: af00 add r7, sp, #0
8002dfc: 60f8 str r0, [r7, #12]
8002dfe: 60b9 str r1, [r7, #8]
8002e00: 607a str r2, [r7, #4]
/* Check the parameters */
assert_param(IS_TIM_CC1_INSTANCE(TIMx));
assert_param(IS_TIM_CHANNELS(Channel));
tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
8002e02: 68bb ldr r3, [r7, #8]
8002e04: f003 031f and.w r3, r3, #31
8002e08: 2201 movs r2, #1
8002e0a: fa02 f303 lsl.w r3, r2, r3
8002e0e: 617b str r3, [r7, #20]
/* Reset the CCxE Bit */
TIMx->CCER &= ~tmp;
8002e10: 68fb ldr r3, [r7, #12]
8002e12: 6a1a ldr r2, [r3, #32]
8002e14: 697b ldr r3, [r7, #20]
8002e16: 43db mvns r3, r3
8002e18: 401a ands r2, r3
8002e1a: 68fb ldr r3, [r7, #12]
8002e1c: 621a str r2, [r3, #32]
/* Set or reset the CCxE Bit */
TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
8002e1e: 68fb ldr r3, [r7, #12]
8002e20: 6a1a ldr r2, [r3, #32]
8002e22: 68bb ldr r3, [r7, #8]
8002e24: f003 031f and.w r3, r3, #31
8002e28: 6879 ldr r1, [r7, #4]
8002e2a: fa01 f303 lsl.w r3, r1, r3
8002e2e: 431a orrs r2, r3
8002e30: 68fb ldr r3, [r7, #12]
8002e32: 621a str r2, [r3, #32]
}
8002e34: bf00 nop
8002e36: 371c adds r7, #28
8002e38: 46bd mov sp, r7
8002e3a: bc80 pop {r7}
8002e3c: 4770 bx lr
...
08002e40 <HAL_TIMEx_MasterConfigSynchronization>:
* mode.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
const TIM_MasterConfigTypeDef *sMasterConfig)
{
8002e40: b480 push {r7}
8002e42: b085 sub sp, #20
8002e44: af00 add r7, sp, #0
8002e46: 6078 str r0, [r7, #4]
8002e48: 6039 str r1, [r7, #0]
assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
/* Check input state */
__HAL_LOCK(htim);
8002e4a: 687b ldr r3, [r7, #4]
8002e4c: f893 3038 ldrb.w r3, [r3, #56] @ 0x38
8002e50: 2b01 cmp r3, #1
8002e52: d101 bne.n 8002e58 <HAL_TIMEx_MasterConfigSynchronization+0x18>
8002e54: 2302 movs r3, #2
8002e56: e046 b.n 8002ee6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
8002e58: 687b ldr r3, [r7, #4]
8002e5a: 2201 movs r2, #1
8002e5c: f883 2038 strb.w r2, [r3, #56] @ 0x38
/* Change the handler state */
htim->State = HAL_TIM_STATE_BUSY;
8002e60: 687b ldr r3, [r7, #4]
8002e62: 2202 movs r2, #2
8002e64: f883 2039 strb.w r2, [r3, #57] @ 0x39
/* Get the TIMx CR2 register value */
tmpcr2 = htim->Instance->CR2;
8002e68: 687b ldr r3, [r7, #4]
8002e6a: 681b ldr r3, [r3, #0]
8002e6c: 685b ldr r3, [r3, #4]
8002e6e: 60fb str r3, [r7, #12]
/* Get the TIMx SMCR register value */
tmpsmcr = htim->Instance->SMCR;
8002e70: 687b ldr r3, [r7, #4]
8002e72: 681b ldr r3, [r3, #0]
8002e74: 689b ldr r3, [r3, #8]
8002e76: 60bb str r3, [r7, #8]
/* Reset the MMS Bits */
tmpcr2 &= ~TIM_CR2_MMS;
8002e78: 68fb ldr r3, [r7, #12]
8002e7a: f023 0370 bic.w r3, r3, #112 @ 0x70
8002e7e: 60fb str r3, [r7, #12]
/* Select the TRGO source */
tmpcr2 |= sMasterConfig->MasterOutputTrigger;
8002e80: 683b ldr r3, [r7, #0]
8002e82: 681b ldr r3, [r3, #0]
8002e84: 68fa ldr r2, [r7, #12]
8002e86: 4313 orrs r3, r2
8002e88: 60fb str r3, [r7, #12]
/* Update TIMx CR2 */
htim->Instance->CR2 = tmpcr2;
8002e8a: 687b ldr r3, [r7, #4]
8002e8c: 681b ldr r3, [r3, #0]
8002e8e: 68fa ldr r2, [r7, #12]
8002e90: 605a str r2, [r3, #4]
if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
8002e92: 687b ldr r3, [r7, #4]
8002e94: 681b ldr r3, [r3, #0]
8002e96: f1b3 4f80 cmp.w r3, #1073741824 @ 0x40000000
8002e9a: d00e beq.n 8002eba <HAL_TIMEx_MasterConfigSynchronization+0x7a>
8002e9c: 687b ldr r3, [r7, #4]
8002e9e: 681b ldr r3, [r3, #0]
8002ea0: 4a13 ldr r2, [pc, #76] @ (8002ef0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
8002ea2: 4293 cmp r3, r2
8002ea4: d009 beq.n 8002eba <HAL_TIMEx_MasterConfigSynchronization+0x7a>
8002ea6: 687b ldr r3, [r7, #4]
8002ea8: 681b ldr r3, [r3, #0]
8002eaa: 4a12 ldr r2, [pc, #72] @ (8002ef4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
8002eac: 4293 cmp r3, r2
8002eae: d004 beq.n 8002eba <HAL_TIMEx_MasterConfigSynchronization+0x7a>
8002eb0: 687b ldr r3, [r7, #4]
8002eb2: 681b ldr r3, [r3, #0]
8002eb4: 4a10 ldr r2, [pc, #64] @ (8002ef8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
8002eb6: 4293 cmp r3, r2
8002eb8: d10c bne.n 8002ed4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
{
/* Reset the MSM Bit */
tmpsmcr &= ~TIM_SMCR_MSM;
8002eba: 68bb ldr r3, [r7, #8]
8002ebc: f023 0380 bic.w r3, r3, #128 @ 0x80
8002ec0: 60bb str r3, [r7, #8]
/* Set master mode */
tmpsmcr |= sMasterConfig->MasterSlaveMode;
8002ec2: 683b ldr r3, [r7, #0]
8002ec4: 685b ldr r3, [r3, #4]
8002ec6: 68ba ldr r2, [r7, #8]
8002ec8: 4313 orrs r3, r2
8002eca: 60bb str r3, [r7, #8]
/* Update TIMx SMCR */
htim->Instance->SMCR = tmpsmcr;
8002ecc: 687b ldr r3, [r7, #4]
8002ece: 681b ldr r3, [r3, #0]
8002ed0: 68ba ldr r2, [r7, #8]
8002ed2: 609a str r2, [r3, #8]
}
/* Change the htim state */
htim->State = HAL_TIM_STATE_READY;
8002ed4: 687b ldr r3, [r7, #4]
8002ed6: 2201 movs r2, #1
8002ed8: f883 2039 strb.w r2, [r3, #57] @ 0x39
__HAL_UNLOCK(htim);
8002edc: 687b ldr r3, [r7, #4]
8002ede: 2200 movs r2, #0
8002ee0: f883 2038 strb.w r2, [r3, #56] @ 0x38
return HAL_OK;
8002ee4: 2300 movs r3, #0
}
8002ee6: 4618 mov r0, r3
8002ee8: 3714 adds r7, #20
8002eea: 46bd mov sp, r7
8002eec: bc80 pop {r7}
8002eee: 4770 bx lr
8002ef0: 40000400 .word 0x40000400
8002ef4: 40000800 .word 0x40000800
8002ef8: 40010800 .word 0x40010800
08002efc <memset>:
8002efc: 4603 mov r3, r0
8002efe: 4402 add r2, r0
8002f00: 4293 cmp r3, r2
8002f02: d100 bne.n 8002f06 <memset+0xa>
8002f04: 4770 bx lr
8002f06: f803 1b01 strb.w r1, [r3], #1
8002f0a: e7f9 b.n 8002f00 <memset+0x4>
08002f0c <__libc_init_array>:
8002f0c: b570 push {r4, r5, r6, lr}
8002f0e: 2600 movs r6, #0
8002f10: 4d0c ldr r5, [pc, #48] @ (8002f44 <__libc_init_array+0x38>)
8002f12: 4c0d ldr r4, [pc, #52] @ (8002f48 <__libc_init_array+0x3c>)
8002f14: 1b64 subs r4, r4, r5
8002f16: 10a4 asrs r4, r4, #2
8002f18: 42a6 cmp r6, r4
8002f1a: d109 bne.n 8002f30 <__libc_init_array+0x24>
8002f1c: f000 f81a bl 8002f54 <_init>
8002f20: 2600 movs r6, #0
8002f22: 4d0a ldr r5, [pc, #40] @ (8002f4c <__libc_init_array+0x40>)
8002f24: 4c0a ldr r4, [pc, #40] @ (8002f50 <__libc_init_array+0x44>)
8002f26: 1b64 subs r4, r4, r5
8002f28: 10a4 asrs r4, r4, #2
8002f2a: 42a6 cmp r6, r4
8002f2c: d105 bne.n 8002f3a <__libc_init_array+0x2e>
8002f2e: bd70 pop {r4, r5, r6, pc}
8002f30: f855 3b04 ldr.w r3, [r5], #4
8002f34: 4798 blx r3
8002f36: 3601 adds r6, #1
8002f38: e7ee b.n 8002f18 <__libc_init_array+0xc>
8002f3a: f855 3b04 ldr.w r3, [r5], #4
8002f3e: 4798 blx r3
8002f40: 3601 adds r6, #1
8002f42: e7f2 b.n 8002f2a <__libc_init_array+0x1e>
8002f44: 08002f90 .word 0x08002f90
8002f48: 08002f90 .word 0x08002f90
8002f4c: 08002f90 .word 0x08002f90
8002f50: 08002f94 .word 0x08002f94
08002f54 <_init>:
8002f54: b5f8 push {r3, r4, r5, r6, r7, lr}
8002f56: bf00 nop
8002f58: bcf8 pop {r3, r4, r5, r6, r7}
8002f5a: bc08 pop {r3}
8002f5c: 469e mov lr, r3
8002f5e: 4770 bx lr
08002f60 <_fini>:
8002f60: b5f8 push {r3, r4, r5, r6, r7, lr}
8002f62: bf00 nop
8002f64: bcf8 pop {r3, r4, r5, r6, r7}
8002f66: bc08 pop {r3}
8002f68: 469e mov lr, r3
8002f6a: 4770 bx lr
Reference in New Issue View Git Blame Copy Permalink