mirror of
https://github.com/BreizhHardware/TP-STM32-CIPA3.git
synced 2026-03-18 21:30:39 +01:00
3379 lines
130 KiB
Plaintext
3379 lines
130 KiB
Plaintext
|
|
TP1.elf: file format elf32-littlearm
|
|
|
|
Sections:
|
|
Idx Name Size VMA LMA File off Algn
|
|
0 .isr_vector 0000013c 08000000 08000000 00001000 2**0
|
|
CONTENTS, ALLOC, LOAD, READONLY, DATA
|
|
1 .text 00001378 0800013c 0800013c 0000113c 2**2
|
|
CONTENTS, ALLOC, LOAD, READONLY, CODE
|
|
2 .rodata 0000001c 080014b4 080014b4 000024b4 2**2
|
|
CONTENTS, ALLOC, LOAD, READONLY, DATA
|
|
3 .ARM.extab 00000000 080014d0 080014d0 00003010 2**0
|
|
CONTENTS, READONLY
|
|
4 .ARM 00000008 080014d0 080014d0 000024d0 2**2
|
|
CONTENTS, ALLOC, LOAD, READONLY, DATA
|
|
5 .preinit_array 00000000 080014d8 080014d8 00003010 2**0
|
|
CONTENTS, ALLOC, LOAD, DATA
|
|
6 .init_array 00000004 080014d8 080014d8 000024d8 2**2
|
|
CONTENTS, ALLOC, LOAD, READONLY, DATA
|
|
7 .fini_array 00000004 080014dc 080014dc 000024dc 2**2
|
|
CONTENTS, ALLOC, LOAD, READONLY, DATA
|
|
8 .data 00000010 20000000 080014e0 00003000 2**2
|
|
CONTENTS, ALLOC, LOAD, DATA
|
|
9 .bss 00000024 20000010 080014f0 00003010 2**2
|
|
ALLOC
|
|
10 ._user_heap_stack 00000604 20000034 080014f0 00003034 2**0
|
|
ALLOC
|
|
11 .ARM.attributes 00000029 00000000 00000000 00003010 2**0
|
|
CONTENTS, READONLY
|
|
12 .debug_info 000025f6 00000000 00000000 00003039 2**0
|
|
CONTENTS, READONLY, DEBUGGING, OCTETS
|
|
13 .debug_abbrev 00000c7a 00000000 00000000 0000562f 2**0
|
|
CONTENTS, READONLY, DEBUGGING, OCTETS
|
|
14 .debug_aranges 00000398 00000000 00000000 000062b0 2**3
|
|
CONTENTS, READONLY, DEBUGGING, OCTETS
|
|
15 .debug_rnglists 00000292 00000000 00000000 00006648 2**0
|
|
CONTENTS, READONLY, DEBUGGING, OCTETS
|
|
16 .debug_macro 000141ea 00000000 00000000 000068da 2**0
|
|
CONTENTS, READONLY, DEBUGGING, OCTETS
|
|
17 .debug_line 0000408f 00000000 00000000 0001aac4 2**0
|
|
CONTENTS, READONLY, DEBUGGING, OCTETS
|
|
18 .debug_str 0007ef35 00000000 00000000 0001eb53 2**0
|
|
CONTENTS, READONLY, DEBUGGING, OCTETS
|
|
19 .comment 00000043 00000000 00000000 0009da88 2**0
|
|
CONTENTS, READONLY
|
|
20 .debug_frame 00000cf0 00000000 00000000 0009dacc 2**2
|
|
CONTENTS, READONLY, DEBUGGING, OCTETS
|
|
21 .debug_line_str 00000063 00000000 00000000 0009e7bc 2**0
|
|
CONTENTS, READONLY, DEBUGGING, OCTETS
|
|
|
|
Disassembly of section .text:
|
|
|
|
0800013c <__do_global_dtors_aux>:
|
|
800013c: b510 push {r4, lr}
|
|
800013e: 4c05 ldr r4, [pc, #20] @ (8000154 <__do_global_dtors_aux+0x18>)
|
|
8000140: 7823 ldrb r3, [r4, #0]
|
|
8000142: b933 cbnz r3, 8000152 <__do_global_dtors_aux+0x16>
|
|
8000144: 4b04 ldr r3, [pc, #16] @ (8000158 <__do_global_dtors_aux+0x1c>)
|
|
8000146: b113 cbz r3, 800014e <__do_global_dtors_aux+0x12>
|
|
8000148: 4804 ldr r0, [pc, #16] @ (800015c <__do_global_dtors_aux+0x20>)
|
|
800014a: f3af 8000 nop.w
|
|
800014e: 2301 movs r3, #1
|
|
8000150: 7023 strb r3, [r4, #0]
|
|
8000152: bd10 pop {r4, pc}
|
|
8000154: 20000010 .word 0x20000010
|
|
8000158: 00000000 .word 0x00000000
|
|
800015c: 0800149c .word 0x0800149c
|
|
|
|
08000160 <frame_dummy>:
|
|
8000160: b508 push {r3, lr}
|
|
8000162: 4b03 ldr r3, [pc, #12] @ (8000170 <frame_dummy+0x10>)
|
|
8000164: b11b cbz r3, 800016e <frame_dummy+0xe>
|
|
8000166: 4903 ldr r1, [pc, #12] @ (8000174 <frame_dummy+0x14>)
|
|
8000168: 4803 ldr r0, [pc, #12] @ (8000178 <frame_dummy+0x18>)
|
|
800016a: f3af 8000 nop.w
|
|
800016e: bd08 pop {r3, pc}
|
|
8000170: 00000000 .word 0x00000000
|
|
8000174: 20000014 .word 0x20000014
|
|
8000178: 0800149c .word 0x0800149c
|
|
|
|
0800017c <__aeabi_uldivmod>:
|
|
800017c: b953 cbnz r3, 8000194 <__aeabi_uldivmod+0x18>
|
|
800017e: b94a cbnz r2, 8000194 <__aeabi_uldivmod+0x18>
|
|
8000180: 2900 cmp r1, #0
|
|
8000182: bf08 it eq
|
|
8000184: 2800 cmpeq r0, #0
|
|
8000186: bf1c itt ne
|
|
8000188: f04f 31ff movne.w r1, #4294967295 @ 0xffffffff
|
|
800018c: f04f 30ff movne.w r0, #4294967295 @ 0xffffffff
|
|
8000190: f000 b98c b.w 80004ac <__aeabi_idiv0>
|
|
8000194: f1ad 0c08 sub.w ip, sp, #8
|
|
8000198: e96d ce04 strd ip, lr, [sp, #-16]!
|
|
800019c: f000 f806 bl 80001ac <__udivmoddi4>
|
|
80001a0: f8dd e004 ldr.w lr, [sp, #4]
|
|
80001a4: e9dd 2302 ldrd r2, r3, [sp, #8]
|
|
80001a8: b004 add sp, #16
|
|
80001aa: 4770 bx lr
|
|
|
|
080001ac <__udivmoddi4>:
|
|
80001ac: e92d 47f0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
|
|
80001b0: 9d08 ldr r5, [sp, #32]
|
|
80001b2: 468e mov lr, r1
|
|
80001b4: 4604 mov r4, r0
|
|
80001b6: 4688 mov r8, r1
|
|
80001b8: 2b00 cmp r3, #0
|
|
80001ba: d14a bne.n 8000252 <__udivmoddi4+0xa6>
|
|
80001bc: 428a cmp r2, r1
|
|
80001be: 4617 mov r7, r2
|
|
80001c0: d962 bls.n 8000288 <__udivmoddi4+0xdc>
|
|
80001c2: fab2 f682 clz r6, r2
|
|
80001c6: b14e cbz r6, 80001dc <__udivmoddi4+0x30>
|
|
80001c8: f1c6 0320 rsb r3, r6, #32
|
|
80001cc: fa01 f806 lsl.w r8, r1, r6
|
|
80001d0: fa20 f303 lsr.w r3, r0, r3
|
|
80001d4: 40b7 lsls r7, r6
|
|
80001d6: ea43 0808 orr.w r8, r3, r8
|
|
80001da: 40b4 lsls r4, r6
|
|
80001dc: ea4f 4e17 mov.w lr, r7, lsr #16
|
|
80001e0: fbb8 f1fe udiv r1, r8, lr
|
|
80001e4: fa1f fc87 uxth.w ip, r7
|
|
80001e8: fb0e 8811 mls r8, lr, r1, r8
|
|
80001ec: fb01 f20c mul.w r2, r1, ip
|
|
80001f0: 0c23 lsrs r3, r4, #16
|
|
80001f2: ea43 4308 orr.w r3, r3, r8, lsl #16
|
|
80001f6: 429a cmp r2, r3
|
|
80001f8: d909 bls.n 800020e <__udivmoddi4+0x62>
|
|
80001fa: 18fb adds r3, r7, r3
|
|
80001fc: f101 30ff add.w r0, r1, #4294967295 @ 0xffffffff
|
|
8000200: f080 80eb bcs.w 80003da <__udivmoddi4+0x22e>
|
|
8000204: 429a cmp r2, r3
|
|
8000206: f240 80e8 bls.w 80003da <__udivmoddi4+0x22e>
|
|
800020a: 3902 subs r1, #2
|
|
800020c: 443b add r3, r7
|
|
800020e: 1a9a subs r2, r3, r2
|
|
8000210: fbb2 f0fe udiv r0, r2, lr
|
|
8000214: fb0e 2210 mls r2, lr, r0, r2
|
|
8000218: fb00 fc0c mul.w ip, r0, ip
|
|
800021c: b2a3 uxth r3, r4
|
|
800021e: ea43 4302 orr.w r3, r3, r2, lsl #16
|
|
8000222: 459c cmp ip, r3
|
|
8000224: d909 bls.n 800023a <__udivmoddi4+0x8e>
|
|
8000226: 18fb adds r3, r7, r3
|
|
8000228: f100 32ff add.w r2, r0, #4294967295 @ 0xffffffff
|
|
800022c: f080 80d7 bcs.w 80003de <__udivmoddi4+0x232>
|
|
8000230: 459c cmp ip, r3
|
|
8000232: f240 80d4 bls.w 80003de <__udivmoddi4+0x232>
|
|
8000236: 443b add r3, r7
|
|
8000238: 3802 subs r0, #2
|
|
800023a: ea40 4001 orr.w r0, r0, r1, lsl #16
|
|
800023e: 2100 movs r1, #0
|
|
8000240: eba3 030c sub.w r3, r3, ip
|
|
8000244: b11d cbz r5, 800024e <__udivmoddi4+0xa2>
|
|
8000246: 2200 movs r2, #0
|
|
8000248: 40f3 lsrs r3, r6
|
|
800024a: e9c5 3200 strd r3, r2, [r5]
|
|
800024e: e8bd 87f0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
|
|
8000252: 428b cmp r3, r1
|
|
8000254: d905 bls.n 8000262 <__udivmoddi4+0xb6>
|
|
8000256: b10d cbz r5, 800025c <__udivmoddi4+0xb0>
|
|
8000258: e9c5 0100 strd r0, r1, [r5]
|
|
800025c: 2100 movs r1, #0
|
|
800025e: 4608 mov r0, r1
|
|
8000260: e7f5 b.n 800024e <__udivmoddi4+0xa2>
|
|
8000262: fab3 f183 clz r1, r3
|
|
8000266: 2900 cmp r1, #0
|
|
8000268: d146 bne.n 80002f8 <__udivmoddi4+0x14c>
|
|
800026a: 4573 cmp r3, lr
|
|
800026c: d302 bcc.n 8000274 <__udivmoddi4+0xc8>
|
|
800026e: 4282 cmp r2, r0
|
|
8000270: f200 8108 bhi.w 8000484 <__udivmoddi4+0x2d8>
|
|
8000274: 1a84 subs r4, r0, r2
|
|
8000276: eb6e 0203 sbc.w r2, lr, r3
|
|
800027a: 2001 movs r0, #1
|
|
800027c: 4690 mov r8, r2
|
|
800027e: 2d00 cmp r5, #0
|
|
8000280: d0e5 beq.n 800024e <__udivmoddi4+0xa2>
|
|
8000282: e9c5 4800 strd r4, r8, [r5]
|
|
8000286: e7e2 b.n 800024e <__udivmoddi4+0xa2>
|
|
8000288: 2a00 cmp r2, #0
|
|
800028a: f000 8091 beq.w 80003b0 <__udivmoddi4+0x204>
|
|
800028e: fab2 f682 clz r6, r2
|
|
8000292: 2e00 cmp r6, #0
|
|
8000294: f040 80a5 bne.w 80003e2 <__udivmoddi4+0x236>
|
|
8000298: 1a8a subs r2, r1, r2
|
|
800029a: 2101 movs r1, #1
|
|
800029c: 0c03 lsrs r3, r0, #16
|
|
800029e: ea4f 4e17 mov.w lr, r7, lsr #16
|
|
80002a2: b280 uxth r0, r0
|
|
80002a4: b2bc uxth r4, r7
|
|
80002a6: fbb2 fcfe udiv ip, r2, lr
|
|
80002aa: fb0e 221c mls r2, lr, ip, r2
|
|
80002ae: ea43 4302 orr.w r3, r3, r2, lsl #16
|
|
80002b2: fb04 f20c mul.w r2, r4, ip
|
|
80002b6: 429a cmp r2, r3
|
|
80002b8: d907 bls.n 80002ca <__udivmoddi4+0x11e>
|
|
80002ba: 18fb adds r3, r7, r3
|
|
80002bc: f10c 38ff add.w r8, ip, #4294967295 @ 0xffffffff
|
|
80002c0: d202 bcs.n 80002c8 <__udivmoddi4+0x11c>
|
|
80002c2: 429a cmp r2, r3
|
|
80002c4: f200 80e3 bhi.w 800048e <__udivmoddi4+0x2e2>
|
|
80002c8: 46c4 mov ip, r8
|
|
80002ca: 1a9b subs r3, r3, r2
|
|
80002cc: fbb3 f2fe udiv r2, r3, lr
|
|
80002d0: fb0e 3312 mls r3, lr, r2, r3
|
|
80002d4: fb02 f404 mul.w r4, r2, r4
|
|
80002d8: ea40 4303 orr.w r3, r0, r3, lsl #16
|
|
80002dc: 429c cmp r4, r3
|
|
80002de: d907 bls.n 80002f0 <__udivmoddi4+0x144>
|
|
80002e0: 18fb adds r3, r7, r3
|
|
80002e2: f102 30ff add.w r0, r2, #4294967295 @ 0xffffffff
|
|
80002e6: d202 bcs.n 80002ee <__udivmoddi4+0x142>
|
|
80002e8: 429c cmp r4, r3
|
|
80002ea: f200 80cd bhi.w 8000488 <__udivmoddi4+0x2dc>
|
|
80002ee: 4602 mov r2, r0
|
|
80002f0: 1b1b subs r3, r3, r4
|
|
80002f2: ea42 400c orr.w r0, r2, ip, lsl #16
|
|
80002f6: e7a5 b.n 8000244 <__udivmoddi4+0x98>
|
|
80002f8: f1c1 0620 rsb r6, r1, #32
|
|
80002fc: 408b lsls r3, r1
|
|
80002fe: fa22 f706 lsr.w r7, r2, r6
|
|
8000302: 431f orrs r7, r3
|
|
8000304: fa2e fa06 lsr.w sl, lr, r6
|
|
8000308: ea4f 4917 mov.w r9, r7, lsr #16
|
|
800030c: fbba f8f9 udiv r8, sl, r9
|
|
8000310: fa0e fe01 lsl.w lr, lr, r1
|
|
8000314: fa20 f306 lsr.w r3, r0, r6
|
|
8000318: fb09 aa18 mls sl, r9, r8, sl
|
|
800031c: fa1f fc87 uxth.w ip, r7
|
|
8000320: ea43 030e orr.w r3, r3, lr
|
|
8000324: fa00 fe01 lsl.w lr, r0, r1
|
|
8000328: fb08 f00c mul.w r0, r8, ip
|
|
800032c: 0c1c lsrs r4, r3, #16
|
|
800032e: ea44 440a orr.w r4, r4, sl, lsl #16
|
|
8000332: 42a0 cmp r0, r4
|
|
8000334: fa02 f201 lsl.w r2, r2, r1
|
|
8000338: d90a bls.n 8000350 <__udivmoddi4+0x1a4>
|
|
800033a: 193c adds r4, r7, r4
|
|
800033c: f108 3aff add.w sl, r8, #4294967295 @ 0xffffffff
|
|
8000340: f080 809e bcs.w 8000480 <__udivmoddi4+0x2d4>
|
|
8000344: 42a0 cmp r0, r4
|
|
8000346: f240 809b bls.w 8000480 <__udivmoddi4+0x2d4>
|
|
800034a: f1a8 0802 sub.w r8, r8, #2
|
|
800034e: 443c add r4, r7
|
|
8000350: 1a24 subs r4, r4, r0
|
|
8000352: b298 uxth r0, r3
|
|
8000354: fbb4 f3f9 udiv r3, r4, r9
|
|
8000358: fb09 4413 mls r4, r9, r3, r4
|
|
800035c: fb03 fc0c mul.w ip, r3, ip
|
|
8000360: ea40 4404 orr.w r4, r0, r4, lsl #16
|
|
8000364: 45a4 cmp ip, r4
|
|
8000366: d909 bls.n 800037c <__udivmoddi4+0x1d0>
|
|
8000368: 193c adds r4, r7, r4
|
|
800036a: f103 30ff add.w r0, r3, #4294967295 @ 0xffffffff
|
|
800036e: f080 8085 bcs.w 800047c <__udivmoddi4+0x2d0>
|
|
8000372: 45a4 cmp ip, r4
|
|
8000374: f240 8082 bls.w 800047c <__udivmoddi4+0x2d0>
|
|
8000378: 3b02 subs r3, #2
|
|
800037a: 443c add r4, r7
|
|
800037c: ea43 4008 orr.w r0, r3, r8, lsl #16
|
|
8000380: eba4 040c sub.w r4, r4, ip
|
|
8000384: fba0 8c02 umull r8, ip, r0, r2
|
|
8000388: 4564 cmp r4, ip
|
|
800038a: 4643 mov r3, r8
|
|
800038c: 46e1 mov r9, ip
|
|
800038e: d364 bcc.n 800045a <__udivmoddi4+0x2ae>
|
|
8000390: d061 beq.n 8000456 <__udivmoddi4+0x2aa>
|
|
8000392: b15d cbz r5, 80003ac <__udivmoddi4+0x200>
|
|
8000394: ebbe 0203 subs.w r2, lr, r3
|
|
8000398: eb64 0409 sbc.w r4, r4, r9
|
|
800039c: fa04 f606 lsl.w r6, r4, r6
|
|
80003a0: fa22 f301 lsr.w r3, r2, r1
|
|
80003a4: 431e orrs r6, r3
|
|
80003a6: 40cc lsrs r4, r1
|
|
80003a8: e9c5 6400 strd r6, r4, [r5]
|
|
80003ac: 2100 movs r1, #0
|
|
80003ae: e74e b.n 800024e <__udivmoddi4+0xa2>
|
|
80003b0: fbb1 fcf2 udiv ip, r1, r2
|
|
80003b4: 0c01 lsrs r1, r0, #16
|
|
80003b6: ea41 410e orr.w r1, r1, lr, lsl #16
|
|
80003ba: b280 uxth r0, r0
|
|
80003bc: ea40 4201 orr.w r2, r0, r1, lsl #16
|
|
80003c0: 463b mov r3, r7
|
|
80003c2: fbb1 f1f7 udiv r1, r1, r7
|
|
80003c6: 4638 mov r0, r7
|
|
80003c8: 463c mov r4, r7
|
|
80003ca: 46b8 mov r8, r7
|
|
80003cc: 46be mov lr, r7
|
|
80003ce: 2620 movs r6, #32
|
|
80003d0: eba2 0208 sub.w r2, r2, r8
|
|
80003d4: ea41 410c orr.w r1, r1, ip, lsl #16
|
|
80003d8: e765 b.n 80002a6 <__udivmoddi4+0xfa>
|
|
80003da: 4601 mov r1, r0
|
|
80003dc: e717 b.n 800020e <__udivmoddi4+0x62>
|
|
80003de: 4610 mov r0, r2
|
|
80003e0: e72b b.n 800023a <__udivmoddi4+0x8e>
|
|
80003e2: f1c6 0120 rsb r1, r6, #32
|
|
80003e6: fa2e fc01 lsr.w ip, lr, r1
|
|
80003ea: 40b7 lsls r7, r6
|
|
80003ec: fa0e fe06 lsl.w lr, lr, r6
|
|
80003f0: fa20 f101 lsr.w r1, r0, r1
|
|
80003f4: ea41 010e orr.w r1, r1, lr
|
|
80003f8: ea4f 4e17 mov.w lr, r7, lsr #16
|
|
80003fc: fbbc f8fe udiv r8, ip, lr
|
|
8000400: b2bc uxth r4, r7
|
|
8000402: fb0e cc18 mls ip, lr, r8, ip
|
|
8000406: fb08 f904 mul.w r9, r8, r4
|
|
800040a: 0c0a lsrs r2, r1, #16
|
|
800040c: ea42 420c orr.w r2, r2, ip, lsl #16
|
|
8000410: 40b0 lsls r0, r6
|
|
8000412: 4591 cmp r9, r2
|
|
8000414: ea4f 4310 mov.w r3, r0, lsr #16
|
|
8000418: b280 uxth r0, r0
|
|
800041a: d93e bls.n 800049a <__udivmoddi4+0x2ee>
|
|
800041c: 18ba adds r2, r7, r2
|
|
800041e: f108 3cff add.w ip, r8, #4294967295 @ 0xffffffff
|
|
8000422: d201 bcs.n 8000428 <__udivmoddi4+0x27c>
|
|
8000424: 4591 cmp r9, r2
|
|
8000426: d81f bhi.n 8000468 <__udivmoddi4+0x2bc>
|
|
8000428: eba2 0209 sub.w r2, r2, r9
|
|
800042c: fbb2 f9fe udiv r9, r2, lr
|
|
8000430: fb09 f804 mul.w r8, r9, r4
|
|
8000434: fb0e 2a19 mls sl, lr, r9, r2
|
|
8000438: b28a uxth r2, r1
|
|
800043a: ea42 420a orr.w r2, r2, sl, lsl #16
|
|
800043e: 4542 cmp r2, r8
|
|
8000440: d229 bcs.n 8000496 <__udivmoddi4+0x2ea>
|
|
8000442: 18ba adds r2, r7, r2
|
|
8000444: f109 31ff add.w r1, r9, #4294967295 @ 0xffffffff
|
|
8000448: d2c2 bcs.n 80003d0 <__udivmoddi4+0x224>
|
|
800044a: 4542 cmp r2, r8
|
|
800044c: d2c0 bcs.n 80003d0 <__udivmoddi4+0x224>
|
|
800044e: f1a9 0102 sub.w r1, r9, #2
|
|
8000452: 443a add r2, r7
|
|
8000454: e7bc b.n 80003d0 <__udivmoddi4+0x224>
|
|
8000456: 45c6 cmp lr, r8
|
|
8000458: d29b bcs.n 8000392 <__udivmoddi4+0x1e6>
|
|
800045a: ebb8 0302 subs.w r3, r8, r2
|
|
800045e: eb6c 0c07 sbc.w ip, ip, r7
|
|
8000462: 3801 subs r0, #1
|
|
8000464: 46e1 mov r9, ip
|
|
8000466: e794 b.n 8000392 <__udivmoddi4+0x1e6>
|
|
8000468: eba7 0909 sub.w r9, r7, r9
|
|
800046c: 444a add r2, r9
|
|
800046e: fbb2 f9fe udiv r9, r2, lr
|
|
8000472: f1a8 0c02 sub.w ip, r8, #2
|
|
8000476: fb09 f804 mul.w r8, r9, r4
|
|
800047a: e7db b.n 8000434 <__udivmoddi4+0x288>
|
|
800047c: 4603 mov r3, r0
|
|
800047e: e77d b.n 800037c <__udivmoddi4+0x1d0>
|
|
8000480: 46d0 mov r8, sl
|
|
8000482: e765 b.n 8000350 <__udivmoddi4+0x1a4>
|
|
8000484: 4608 mov r0, r1
|
|
8000486: e6fa b.n 800027e <__udivmoddi4+0xd2>
|
|
8000488: 443b add r3, r7
|
|
800048a: 3a02 subs r2, #2
|
|
800048c: e730 b.n 80002f0 <__udivmoddi4+0x144>
|
|
800048e: f1ac 0c02 sub.w ip, ip, #2
|
|
8000492: 443b add r3, r7
|
|
8000494: e719 b.n 80002ca <__udivmoddi4+0x11e>
|
|
8000496: 4649 mov r1, r9
|
|
8000498: e79a b.n 80003d0 <__udivmoddi4+0x224>
|
|
800049a: eba2 0209 sub.w r2, r2, r9
|
|
800049e: fbb2 f9fe udiv r9, r2, lr
|
|
80004a2: 46c4 mov ip, r8
|
|
80004a4: fb09 f804 mul.w r8, r9, r4
|
|
80004a8: e7c4 b.n 8000434 <__udivmoddi4+0x288>
|
|
80004aa: bf00 nop
|
|
|
|
080004ac <__aeabi_idiv0>:
|
|
80004ac: 4770 bx lr
|
|
80004ae: bf00 nop
|
|
|
|
080004b0 <main>:
|
|
/**
|
|
* @brief The application entry point.
|
|
* @retval int
|
|
*/
|
|
int main(void)
|
|
{
|
|
80004b0: b580 push {r7, lr}
|
|
80004b2: af00 add r7, sp, #0
|
|
/* USER CODE END 1 */
|
|
|
|
/* MCU Configuration--------------------------------------------------------*/
|
|
|
|
/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
|
|
HAL_Init();
|
|
80004b4: f000 f8f1 bl 800069a <HAL_Init>
|
|
/* USER CODE BEGIN Init */
|
|
|
|
/* USER CODE END Init */
|
|
|
|
/* Configure the system clock */
|
|
SystemClock_Config();
|
|
80004b8: f000 f81c bl 80004f4 <SystemClock_Config>
|
|
|
|
/* USER CODE END 2 */
|
|
|
|
/* Infinite loop */
|
|
/* USER CODE BEGIN WHILE */
|
|
for(i = 2; i <= 20; i++)
|
|
80004bc: 4b0b ldr r3, [pc, #44] @ (80004ec <main+0x3c>)
|
|
80004be: 2202 movs r2, #2
|
|
80004c0: 701a strb r2, [r3, #0]
|
|
80004c2: e00d b.n 80004e0 <main+0x30>
|
|
somme=somme+i;
|
|
80004c4: 4b0a ldr r3, [pc, #40] @ (80004f0 <main+0x40>)
|
|
80004c6: 781a ldrb r2, [r3, #0]
|
|
80004c8: 4b08 ldr r3, [pc, #32] @ (80004ec <main+0x3c>)
|
|
80004ca: 781b ldrb r3, [r3, #0]
|
|
80004cc: 4413 add r3, r2
|
|
80004ce: b2da uxtb r2, r3
|
|
80004d0: 4b07 ldr r3, [pc, #28] @ (80004f0 <main+0x40>)
|
|
80004d2: 701a strb r2, [r3, #0]
|
|
for(i = 2; i <= 20; i++)
|
|
80004d4: 4b05 ldr r3, [pc, #20] @ (80004ec <main+0x3c>)
|
|
80004d6: 781b ldrb r3, [r3, #0]
|
|
80004d8: 3301 adds r3, #1
|
|
80004da: b2da uxtb r2, r3
|
|
80004dc: 4b03 ldr r3, [pc, #12] @ (80004ec <main+0x3c>)
|
|
80004de: 701a strb r2, [r3, #0]
|
|
80004e0: 4b02 ldr r3, [pc, #8] @ (80004ec <main+0x3c>)
|
|
80004e2: 781b ldrb r3, [r3, #0]
|
|
80004e4: 2b14 cmp r3, #20
|
|
80004e6: d9ed bls.n 80004c4 <main+0x14>
|
|
|
|
while(1) {
|
|
80004e8: bf00 nop
|
|
80004ea: e7fd b.n 80004e8 <main+0x38>
|
|
80004ec: 2000002c .word 0x2000002c
|
|
80004f0: 20000000 .word 0x20000000
|
|
|
|
080004f4 <SystemClock_Config>:
|
|
/**
|
|
* @brief System Clock Configuration
|
|
* @retval None
|
|
*/
|
|
void SystemClock_Config(void)
|
|
{
|
|
80004f4: b580 push {r7, lr}
|
|
80004f6: b092 sub sp, #72 @ 0x48
|
|
80004f8: af00 add r7, sp, #0
|
|
RCC_OscInitTypeDef RCC_OscInitStruct = {0};
|
|
80004fa: f107 0314 add.w r3, r7, #20
|
|
80004fe: 2234 movs r2, #52 @ 0x34
|
|
8000500: 2100 movs r1, #0
|
|
8000502: 4618 mov r0, r3
|
|
8000504: f000 ff9e bl 8001444 <memset>
|
|
RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
|
|
8000508: 463b mov r3, r7
|
|
800050a: 2200 movs r2, #0
|
|
800050c: 601a str r2, [r3, #0]
|
|
800050e: 605a str r2, [r3, #4]
|
|
8000510: 609a str r2, [r3, #8]
|
|
8000512: 60da str r2, [r3, #12]
|
|
8000514: 611a str r2, [r3, #16]
|
|
|
|
/** Configure the main internal regulator output voltage
|
|
*/
|
|
__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
|
|
8000516: 4b1a ldr r3, [pc, #104] @ (8000580 <SystemClock_Config+0x8c>)
|
|
8000518: 681b ldr r3, [r3, #0]
|
|
800051a: f423 53c0 bic.w r3, r3, #6144 @ 0x1800
|
|
800051e: 4a18 ldr r2, [pc, #96] @ (8000580 <SystemClock_Config+0x8c>)
|
|
8000520: f443 6300 orr.w r3, r3, #2048 @ 0x800
|
|
8000524: 6013 str r3, [r2, #0]
|
|
|
|
/** Initializes the RCC Oscillators according to the specified parameters
|
|
* in the RCC_OscInitTypeDef structure.
|
|
*/
|
|
RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
|
|
8000526: 2310 movs r3, #16
|
|
8000528: 617b str r3, [r7, #20]
|
|
RCC_OscInitStruct.MSIState = RCC_MSI_ON;
|
|
800052a: 2301 movs r3, #1
|
|
800052c: 62fb str r3, [r7, #44] @ 0x2c
|
|
RCC_OscInitStruct.MSICalibrationValue = 0;
|
|
800052e: 2300 movs r3, #0
|
|
8000530: 633b str r3, [r7, #48] @ 0x30
|
|
RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
|
|
8000532: f44f 4320 mov.w r3, #40960 @ 0xa000
|
|
8000536: 637b str r3, [r7, #52] @ 0x34
|
|
RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
|
|
8000538: 2300 movs r3, #0
|
|
800053a: 63bb str r3, [r7, #56] @ 0x38
|
|
if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
|
|
800053c: f107 0314 add.w r3, r7, #20
|
|
8000540: 4618 mov r0, r3
|
|
8000542: f000 f9fd bl 8000940 <HAL_RCC_OscConfig>
|
|
8000546: 4603 mov r3, r0
|
|
8000548: 2b00 cmp r3, #0
|
|
800054a: d001 beq.n 8000550 <SystemClock_Config+0x5c>
|
|
{
|
|
Error_Handler();
|
|
800054c: f000 f81a bl 8000584 <Error_Handler>
|
|
}
|
|
|
|
/** Initializes the CPU, AHB and APB buses clocks
|
|
*/
|
|
RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
|
|
8000550: 230f movs r3, #15
|
|
8000552: 603b str r3, [r7, #0]
|
|
|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
|
|
RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
|
|
8000554: 2300 movs r3, #0
|
|
8000556: 607b str r3, [r7, #4]
|
|
RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
|
|
8000558: 2300 movs r3, #0
|
|
800055a: 60bb str r3, [r7, #8]
|
|
RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
|
|
800055c: 2300 movs r3, #0
|
|
800055e: 60fb str r3, [r7, #12]
|
|
RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
|
|
8000560: 2300 movs r3, #0
|
|
8000562: 613b str r3, [r7, #16]
|
|
|
|
if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
|
|
8000564: 463b mov r3, r7
|
|
8000566: 2100 movs r1, #0
|
|
8000568: 4618 mov r0, r3
|
|
800056a: f000 fd19 bl 8000fa0 <HAL_RCC_ClockConfig>
|
|
800056e: 4603 mov r3, r0
|
|
8000570: 2b00 cmp r3, #0
|
|
8000572: d001 beq.n 8000578 <SystemClock_Config+0x84>
|
|
{
|
|
Error_Handler();
|
|
8000574: f000 f806 bl 8000584 <Error_Handler>
|
|
}
|
|
}
|
|
8000578: bf00 nop
|
|
800057a: 3748 adds r7, #72 @ 0x48
|
|
800057c: 46bd mov sp, r7
|
|
800057e: bd80 pop {r7, pc}
|
|
8000580: 40007000 .word 0x40007000
|
|
|
|
08000584 <Error_Handler>:
|
|
/**
|
|
* @brief This function is executed in case of error occurrence.
|
|
* @retval None
|
|
*/
|
|
void Error_Handler(void)
|
|
{
|
|
8000584: b480 push {r7}
|
|
8000586: af00 add r7, sp, #0
|
|
\details Disables IRQ interrupts by setting the I-bit in the CPSR.
|
|
Can only be executed in Privileged modes.
|
|
*/
|
|
__STATIC_FORCEINLINE void __disable_irq(void)
|
|
{
|
|
__ASM volatile ("cpsid i" : : : "memory");
|
|
8000588: b672 cpsid i
|
|
}
|
|
800058a: bf00 nop
|
|
/* USER CODE BEGIN Error_Handler_Debug */
|
|
/* User can add his own implementation to report the HAL error return state */
|
|
__disable_irq();
|
|
while (1)
|
|
800058c: bf00 nop
|
|
800058e: e7fd b.n 800058c <Error_Handler+0x8>
|
|
|
|
08000590 <HAL_MspInit>:
|
|
/* USER CODE END 0 */
|
|
/**
|
|
* Initializes the Global MSP.
|
|
*/
|
|
void HAL_MspInit(void)
|
|
{
|
|
8000590: b480 push {r7}
|
|
8000592: b085 sub sp, #20
|
|
8000594: af00 add r7, sp, #0
|
|
|
|
/* USER CODE BEGIN MspInit 0 */
|
|
|
|
/* USER CODE END MspInit 0 */
|
|
|
|
__HAL_RCC_COMP_CLK_ENABLE();
|
|
8000596: 4b14 ldr r3, [pc, #80] @ (80005e8 <HAL_MspInit+0x58>)
|
|
8000598: 6a5b ldr r3, [r3, #36] @ 0x24
|
|
800059a: 4a13 ldr r2, [pc, #76] @ (80005e8 <HAL_MspInit+0x58>)
|
|
800059c: f043 4300 orr.w r3, r3, #2147483648 @ 0x80000000
|
|
80005a0: 6253 str r3, [r2, #36] @ 0x24
|
|
80005a2: 4b11 ldr r3, [pc, #68] @ (80005e8 <HAL_MspInit+0x58>)
|
|
80005a4: 6a5b ldr r3, [r3, #36] @ 0x24
|
|
80005a6: f003 4300 and.w r3, r3, #2147483648 @ 0x80000000
|
|
80005aa: 60fb str r3, [r7, #12]
|
|
80005ac: 68fb ldr r3, [r7, #12]
|
|
__HAL_RCC_SYSCFG_CLK_ENABLE();
|
|
80005ae: 4b0e ldr r3, [pc, #56] @ (80005e8 <HAL_MspInit+0x58>)
|
|
80005b0: 6a1b ldr r3, [r3, #32]
|
|
80005b2: 4a0d ldr r2, [pc, #52] @ (80005e8 <HAL_MspInit+0x58>)
|
|
80005b4: f043 0301 orr.w r3, r3, #1
|
|
80005b8: 6213 str r3, [r2, #32]
|
|
80005ba: 4b0b ldr r3, [pc, #44] @ (80005e8 <HAL_MspInit+0x58>)
|
|
80005bc: 6a1b ldr r3, [r3, #32]
|
|
80005be: f003 0301 and.w r3, r3, #1
|
|
80005c2: 60bb str r3, [r7, #8]
|
|
80005c4: 68bb ldr r3, [r7, #8]
|
|
__HAL_RCC_PWR_CLK_ENABLE();
|
|
80005c6: 4b08 ldr r3, [pc, #32] @ (80005e8 <HAL_MspInit+0x58>)
|
|
80005c8: 6a5b ldr r3, [r3, #36] @ 0x24
|
|
80005ca: 4a07 ldr r2, [pc, #28] @ (80005e8 <HAL_MspInit+0x58>)
|
|
80005cc: f043 5380 orr.w r3, r3, #268435456 @ 0x10000000
|
|
80005d0: 6253 str r3, [r2, #36] @ 0x24
|
|
80005d2: 4b05 ldr r3, [pc, #20] @ (80005e8 <HAL_MspInit+0x58>)
|
|
80005d4: 6a5b ldr r3, [r3, #36] @ 0x24
|
|
80005d6: f003 5380 and.w r3, r3, #268435456 @ 0x10000000
|
|
80005da: 607b str r3, [r7, #4]
|
|
80005dc: 687b ldr r3, [r7, #4]
|
|
/* System interrupt init*/
|
|
|
|
/* USER CODE BEGIN MspInit 1 */
|
|
|
|
/* USER CODE END MspInit 1 */
|
|
}
|
|
80005de: bf00 nop
|
|
80005e0: 3714 adds r7, #20
|
|
80005e2: 46bd mov sp, r7
|
|
80005e4: bc80 pop {r7}
|
|
80005e6: 4770 bx lr
|
|
80005e8: 40023800 .word 0x40023800
|
|
|
|
080005ec <NMI_Handler>:
|
|
/******************************************************************************/
|
|
/**
|
|
* @brief This function handles Non maskable interrupt.
|
|
*/
|
|
void NMI_Handler(void)
|
|
{
|
|
80005ec: b480 push {r7}
|
|
80005ee: af00 add r7, sp, #0
|
|
/* USER CODE BEGIN NonMaskableInt_IRQn 0 */
|
|
|
|
/* USER CODE END NonMaskableInt_IRQn 0 */
|
|
/* USER CODE BEGIN NonMaskableInt_IRQn 1 */
|
|
while (1)
|
|
80005f0: bf00 nop
|
|
80005f2: e7fd b.n 80005f0 <NMI_Handler+0x4>
|
|
|
|
080005f4 <HardFault_Handler>:
|
|
|
|
/**
|
|
* @brief This function handles Hard fault interrupt.
|
|
*/
|
|
void HardFault_Handler(void)
|
|
{
|
|
80005f4: b480 push {r7}
|
|
80005f6: af00 add r7, sp, #0
|
|
/* USER CODE BEGIN HardFault_IRQn 0 */
|
|
|
|
/* USER CODE END HardFault_IRQn 0 */
|
|
while (1)
|
|
80005f8: bf00 nop
|
|
80005fa: e7fd b.n 80005f8 <HardFault_Handler+0x4>
|
|
|
|
080005fc <MemManage_Handler>:
|
|
|
|
/**
|
|
* @brief This function handles Memory management fault.
|
|
*/
|
|
void MemManage_Handler(void)
|
|
{
|
|
80005fc: b480 push {r7}
|
|
80005fe: af00 add r7, sp, #0
|
|
/* USER CODE BEGIN MemoryManagement_IRQn 0 */
|
|
|
|
/* USER CODE END MemoryManagement_IRQn 0 */
|
|
while (1)
|
|
8000600: bf00 nop
|
|
8000602: e7fd b.n 8000600 <MemManage_Handler+0x4>
|
|
|
|
08000604 <BusFault_Handler>:
|
|
|
|
/**
|
|
* @brief This function handles Pre-fetch fault, memory access fault.
|
|
*/
|
|
void BusFault_Handler(void)
|
|
{
|
|
8000604: b480 push {r7}
|
|
8000606: af00 add r7, sp, #0
|
|
/* USER CODE BEGIN BusFault_IRQn 0 */
|
|
|
|
/* USER CODE END BusFault_IRQn 0 */
|
|
while (1)
|
|
8000608: bf00 nop
|
|
800060a: e7fd b.n 8000608 <BusFault_Handler+0x4>
|
|
|
|
0800060c <UsageFault_Handler>:
|
|
|
|
/**
|
|
* @brief This function handles Undefined instruction or illegal state.
|
|
*/
|
|
void UsageFault_Handler(void)
|
|
{
|
|
800060c: b480 push {r7}
|
|
800060e: af00 add r7, sp, #0
|
|
/* USER CODE BEGIN UsageFault_IRQn 0 */
|
|
|
|
/* USER CODE END UsageFault_IRQn 0 */
|
|
while (1)
|
|
8000610: bf00 nop
|
|
8000612: e7fd b.n 8000610 <UsageFault_Handler+0x4>
|
|
|
|
08000614 <SVC_Handler>:
|
|
|
|
/**
|
|
* @brief This function handles System service call via SWI instruction.
|
|
*/
|
|
void SVC_Handler(void)
|
|
{
|
|
8000614: b480 push {r7}
|
|
8000616: af00 add r7, sp, #0
|
|
|
|
/* USER CODE END SVC_IRQn 0 */
|
|
/* USER CODE BEGIN SVC_IRQn 1 */
|
|
|
|
/* USER CODE END SVC_IRQn 1 */
|
|
}
|
|
8000618: bf00 nop
|
|
800061a: 46bd mov sp, r7
|
|
800061c: bc80 pop {r7}
|
|
800061e: 4770 bx lr
|
|
|
|
08000620 <DebugMon_Handler>:
|
|
|
|
/**
|
|
* @brief This function handles Debug monitor.
|
|
*/
|
|
void DebugMon_Handler(void)
|
|
{
|
|
8000620: b480 push {r7}
|
|
8000622: af00 add r7, sp, #0
|
|
|
|
/* USER CODE END DebugMonitor_IRQn 0 */
|
|
/* USER CODE BEGIN DebugMonitor_IRQn 1 */
|
|
|
|
/* USER CODE END DebugMonitor_IRQn 1 */
|
|
}
|
|
8000624: bf00 nop
|
|
8000626: 46bd mov sp, r7
|
|
8000628: bc80 pop {r7}
|
|
800062a: 4770 bx lr
|
|
|
|
0800062c <PendSV_Handler>:
|
|
|
|
/**
|
|
* @brief This function handles Pendable request for system service.
|
|
*/
|
|
void PendSV_Handler(void)
|
|
{
|
|
800062c: b480 push {r7}
|
|
800062e: af00 add r7, sp, #0
|
|
|
|
/* USER CODE END PendSV_IRQn 0 */
|
|
/* USER CODE BEGIN PendSV_IRQn 1 */
|
|
|
|
/* USER CODE END PendSV_IRQn 1 */
|
|
}
|
|
8000630: bf00 nop
|
|
8000632: 46bd mov sp, r7
|
|
8000634: bc80 pop {r7}
|
|
8000636: 4770 bx lr
|
|
|
|
08000638 <SysTick_Handler>:
|
|
|
|
/**
|
|
* @brief This function handles System tick timer.
|
|
*/
|
|
void SysTick_Handler(void)
|
|
{
|
|
8000638: b580 push {r7, lr}
|
|
800063a: af00 add r7, sp, #0
|
|
/* USER CODE BEGIN SysTick_IRQn 0 */
|
|
|
|
/* USER CODE END SysTick_IRQn 0 */
|
|
HAL_IncTick();
|
|
800063c: f000 f880 bl 8000740 <HAL_IncTick>
|
|
/* USER CODE BEGIN SysTick_IRQn 1 */
|
|
|
|
/* USER CODE END SysTick_IRQn 1 */
|
|
}
|
|
8000640: bf00 nop
|
|
8000642: bd80 pop {r7, pc}
|
|
|
|
08000644 <SystemInit>:
|
|
* SystemCoreClock variable.
|
|
* @param None
|
|
* @retval None
|
|
*/
|
|
void SystemInit (void)
|
|
{
|
|
8000644: b480 push {r7}
|
|
8000646: af00 add r7, sp, #0
|
|
|
|
/* Configure the Vector Table location -------------------------------------*/
|
|
#if defined(USER_VECT_TAB_ADDRESS)
|
|
SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
|
|
#endif /* USER_VECT_TAB_ADDRESS */
|
|
}
|
|
8000648: bf00 nop
|
|
800064a: 46bd mov sp, r7
|
|
800064c: bc80 pop {r7}
|
|
800064e: 4770 bx lr
|
|
|
|
08000650 <Reset_Handler>:
|
|
.type Reset_Handler, %function
|
|
Reset_Handler:
|
|
|
|
|
|
/* Call the clock system initialization function.*/
|
|
bl SystemInit
|
|
8000650: f7ff fff8 bl 8000644 <SystemInit>
|
|
|
|
/* Copy the data segment initializers from flash to SRAM */
|
|
ldr r0, =_sdata
|
|
8000654: 480b ldr r0, [pc, #44] @ (8000684 <LoopFillZerobss+0xe>)
|
|
ldr r1, =_edata
|
|
8000656: 490c ldr r1, [pc, #48] @ (8000688 <LoopFillZerobss+0x12>)
|
|
ldr r2, =_sidata
|
|
8000658: 4a0c ldr r2, [pc, #48] @ (800068c <LoopFillZerobss+0x16>)
|
|
movs r3, #0
|
|
800065a: 2300 movs r3, #0
|
|
b LoopCopyDataInit
|
|
800065c: e002 b.n 8000664 <LoopCopyDataInit>
|
|
|
|
0800065e <CopyDataInit>:
|
|
|
|
CopyDataInit:
|
|
ldr r4, [r2, r3]
|
|
800065e: 58d4 ldr r4, [r2, r3]
|
|
str r4, [r0, r3]
|
|
8000660: 50c4 str r4, [r0, r3]
|
|
adds r3, r3, #4
|
|
8000662: 3304 adds r3, #4
|
|
|
|
08000664 <LoopCopyDataInit>:
|
|
|
|
LoopCopyDataInit:
|
|
adds r4, r0, r3
|
|
8000664: 18c4 adds r4, r0, r3
|
|
cmp r4, r1
|
|
8000666: 428c cmp r4, r1
|
|
bcc CopyDataInit
|
|
8000668: d3f9 bcc.n 800065e <CopyDataInit>
|
|
|
|
/* Zero fill the bss segment. */
|
|
ldr r2, =_sbss
|
|
800066a: 4a09 ldr r2, [pc, #36] @ (8000690 <LoopFillZerobss+0x1a>)
|
|
ldr r4, =_ebss
|
|
800066c: 4c09 ldr r4, [pc, #36] @ (8000694 <LoopFillZerobss+0x1e>)
|
|
movs r3, #0
|
|
800066e: 2300 movs r3, #0
|
|
b LoopFillZerobss
|
|
8000670: e001 b.n 8000676 <LoopFillZerobss>
|
|
|
|
08000672 <FillZerobss>:
|
|
|
|
FillZerobss:
|
|
str r3, [r2]
|
|
8000672: 6013 str r3, [r2, #0]
|
|
adds r2, r2, #4
|
|
8000674: 3204 adds r2, #4
|
|
|
|
08000676 <LoopFillZerobss>:
|
|
|
|
LoopFillZerobss:
|
|
cmp r2, r4
|
|
8000676: 42a2 cmp r2, r4
|
|
bcc FillZerobss
|
|
8000678: d3fb bcc.n 8000672 <FillZerobss>
|
|
|
|
/* Call static constructors */
|
|
bl __libc_init_array
|
|
800067a: f000 feeb bl 8001454 <__libc_init_array>
|
|
/* Call the application's entry point.*/
|
|
bl main
|
|
800067e: f7ff ff17 bl 80004b0 <main>
|
|
bx lr
|
|
8000682: 4770 bx lr
|
|
ldr r0, =_sdata
|
|
8000684: 20000000 .word 0x20000000
|
|
ldr r1, =_edata
|
|
8000688: 20000010 .word 0x20000010
|
|
ldr r2, =_sidata
|
|
800068c: 080014e0 .word 0x080014e0
|
|
ldr r2, =_sbss
|
|
8000690: 20000010 .word 0x20000010
|
|
ldr r4, =_ebss
|
|
8000694: 20000034 .word 0x20000034
|
|
|
|
08000698 <ADC1_IRQHandler>:
|
|
* @retval : None
|
|
*/
|
|
.section .text.Default_Handler,"ax",%progbits
|
|
Default_Handler:
|
|
Infinite_Loop:
|
|
b Infinite_Loop
|
|
8000698: e7fe b.n 8000698 <ADC1_IRQHandler>
|
|
|
|
0800069a <HAL_Init>:
|
|
* In the default implementation,Systick is used as source of time base.
|
|
* the tick variable is incremented each 1ms in its ISR.
|
|
* @retval HAL status
|
|
*/
|
|
HAL_StatusTypeDef HAL_Init(void)
|
|
{
|
|
800069a: b580 push {r7, lr}
|
|
800069c: b082 sub sp, #8
|
|
800069e: af00 add r7, sp, #0
|
|
HAL_StatusTypeDef status = HAL_OK;
|
|
80006a0: 2300 movs r3, #0
|
|
80006a2: 71fb strb r3, [r7, #7]
|
|
#if (PREFETCH_ENABLE != 0)
|
|
__HAL_FLASH_PREFETCH_BUFFER_ENABLE();
|
|
#endif /* PREFETCH_ENABLE */
|
|
|
|
/* Set Interrupt Group Priority */
|
|
HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
|
|
80006a4: 2003 movs r0, #3
|
|
80006a6: f000 f917 bl 80008d8 <HAL_NVIC_SetPriorityGrouping>
|
|
|
|
/* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
|
|
if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
|
|
80006aa: 200f movs r0, #15
|
|
80006ac: f000 f80e bl 80006cc <HAL_InitTick>
|
|
80006b0: 4603 mov r3, r0
|
|
80006b2: 2b00 cmp r3, #0
|
|
80006b4: d002 beq.n 80006bc <HAL_Init+0x22>
|
|
{
|
|
status = HAL_ERROR;
|
|
80006b6: 2301 movs r3, #1
|
|
80006b8: 71fb strb r3, [r7, #7]
|
|
80006ba: e001 b.n 80006c0 <HAL_Init+0x26>
|
|
}
|
|
else
|
|
{
|
|
/* Init the low level hardware */
|
|
HAL_MspInit();
|
|
80006bc: f7ff ff68 bl 8000590 <HAL_MspInit>
|
|
}
|
|
|
|
/* Return function status */
|
|
return status;
|
|
80006c0: 79fb ldrb r3, [r7, #7]
|
|
}
|
|
80006c2: 4618 mov r0, r3
|
|
80006c4: 3708 adds r7, #8
|
|
80006c6: 46bd mov sp, r7
|
|
80006c8: bd80 pop {r7, pc}
|
|
...
|
|
|
|
080006cc <HAL_InitTick>:
|
|
* implementation in user file.
|
|
* @param TickPriority Tick interrupt priority.
|
|
* @retval HAL status
|
|
*/
|
|
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
|
|
{
|
|
80006cc: b580 push {r7, lr}
|
|
80006ce: b084 sub sp, #16
|
|
80006d0: af00 add r7, sp, #0
|
|
80006d2: 6078 str r0, [r7, #4]
|
|
HAL_StatusTypeDef status = HAL_OK;
|
|
80006d4: 2300 movs r3, #0
|
|
80006d6: 73fb strb r3, [r7, #15]
|
|
|
|
if (uwTickFreq != 0U)
|
|
80006d8: 4b16 ldr r3, [pc, #88] @ (8000734 <HAL_InitTick+0x68>)
|
|
80006da: 681b ldr r3, [r3, #0]
|
|
80006dc: 2b00 cmp r3, #0
|
|
80006de: d022 beq.n 8000726 <HAL_InitTick+0x5a>
|
|
{
|
|
/*Configure the SysTick to have interrupt in 1ms time basis*/
|
|
if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
|
|
80006e0: 4b15 ldr r3, [pc, #84] @ (8000738 <HAL_InitTick+0x6c>)
|
|
80006e2: 681a ldr r2, [r3, #0]
|
|
80006e4: 4b13 ldr r3, [pc, #76] @ (8000734 <HAL_InitTick+0x68>)
|
|
80006e6: 681b ldr r3, [r3, #0]
|
|
80006e8: f44f 717a mov.w r1, #1000 @ 0x3e8
|
|
80006ec: fbb1 f3f3 udiv r3, r1, r3
|
|
80006f0: fbb2 f3f3 udiv r3, r2, r3
|
|
80006f4: 4618 mov r0, r3
|
|
80006f6: f000 f916 bl 8000926 <HAL_SYSTICK_Config>
|
|
80006fa: 4603 mov r3, r0
|
|
80006fc: 2b00 cmp r3, #0
|
|
80006fe: d10f bne.n 8000720 <HAL_InitTick+0x54>
|
|
{
|
|
/* Configure the SysTick IRQ priority */
|
|
if (TickPriority < (1UL << __NVIC_PRIO_BITS))
|
|
8000700: 687b ldr r3, [r7, #4]
|
|
8000702: 2b0f cmp r3, #15
|
|
8000704: d809 bhi.n 800071a <HAL_InitTick+0x4e>
|
|
{
|
|
HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
|
|
8000706: 2200 movs r2, #0
|
|
8000708: 6879 ldr r1, [r7, #4]
|
|
800070a: f04f 30ff mov.w r0, #4294967295 @ 0xffffffff
|
|
800070e: f000 f8ee bl 80008ee <HAL_NVIC_SetPriority>
|
|
uwTickPrio = TickPriority;
|
|
8000712: 4a0a ldr r2, [pc, #40] @ (800073c <HAL_InitTick+0x70>)
|
|
8000714: 687b ldr r3, [r7, #4]
|
|
8000716: 6013 str r3, [r2, #0]
|
|
8000718: e007 b.n 800072a <HAL_InitTick+0x5e>
|
|
}
|
|
else
|
|
{
|
|
status = HAL_ERROR;
|
|
800071a: 2301 movs r3, #1
|
|
800071c: 73fb strb r3, [r7, #15]
|
|
800071e: e004 b.n 800072a <HAL_InitTick+0x5e>
|
|
}
|
|
}
|
|
else
|
|
{
|
|
status = HAL_ERROR;
|
|
8000720: 2301 movs r3, #1
|
|
8000722: 73fb strb r3, [r7, #15]
|
|
8000724: e001 b.n 800072a <HAL_InitTick+0x5e>
|
|
}
|
|
}
|
|
else
|
|
{
|
|
status = HAL_ERROR;
|
|
8000726: 2301 movs r3, #1
|
|
8000728: 73fb strb r3, [r7, #15]
|
|
}
|
|
|
|
/* Return function status */
|
|
return status;
|
|
800072a: 7bfb ldrb r3, [r7, #15]
|
|
}
|
|
800072c: 4618 mov r0, r3
|
|
800072e: 3710 adds r7, #16
|
|
8000730: 46bd mov sp, r7
|
|
8000732: bd80 pop {r7, pc}
|
|
8000734: 2000000c .word 0x2000000c
|
|
8000738: 20000004 .word 0x20000004
|
|
800073c: 20000008 .word 0x20000008
|
|
|
|
08000740 <HAL_IncTick>:
|
|
* @note This function is declared as __weak to be overwritten in case of other
|
|
* implementations in user file.
|
|
* @retval None
|
|
*/
|
|
__weak void HAL_IncTick(void)
|
|
{
|
|
8000740: b480 push {r7}
|
|
8000742: af00 add r7, sp, #0
|
|
uwTick += uwTickFreq;
|
|
8000744: 4b05 ldr r3, [pc, #20] @ (800075c <HAL_IncTick+0x1c>)
|
|
8000746: 681a ldr r2, [r3, #0]
|
|
8000748: 4b05 ldr r3, [pc, #20] @ (8000760 <HAL_IncTick+0x20>)
|
|
800074a: 681b ldr r3, [r3, #0]
|
|
800074c: 4413 add r3, r2
|
|
800074e: 4a03 ldr r2, [pc, #12] @ (800075c <HAL_IncTick+0x1c>)
|
|
8000750: 6013 str r3, [r2, #0]
|
|
}
|
|
8000752: bf00 nop
|
|
8000754: 46bd mov sp, r7
|
|
8000756: bc80 pop {r7}
|
|
8000758: 4770 bx lr
|
|
800075a: bf00 nop
|
|
800075c: 20000030 .word 0x20000030
|
|
8000760: 2000000c .word 0x2000000c
|
|
|
|
08000764 <HAL_GetTick>:
|
|
* @note This function is declared as __weak to be overwritten in case of other
|
|
* implementations in user file.
|
|
* @retval tick value
|
|
*/
|
|
__weak uint32_t HAL_GetTick(void)
|
|
{
|
|
8000764: b480 push {r7}
|
|
8000766: af00 add r7, sp, #0
|
|
return uwTick;
|
|
8000768: 4b02 ldr r3, [pc, #8] @ (8000774 <HAL_GetTick+0x10>)
|
|
800076a: 681b ldr r3, [r3, #0]
|
|
}
|
|
800076c: 4618 mov r0, r3
|
|
800076e: 46bd mov sp, r7
|
|
8000770: bc80 pop {r7}
|
|
8000772: 4770 bx lr
|
|
8000774: 20000030 .word 0x20000030
|
|
|
|
08000778 <__NVIC_SetPriorityGrouping>:
|
|
In case of a conflict between priority grouping and available
|
|
priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
|
|
\param [in] PriorityGroup Priority grouping field.
|
|
*/
|
|
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
|
|
{
|
|
8000778: b480 push {r7}
|
|
800077a: b085 sub sp, #20
|
|
800077c: af00 add r7, sp, #0
|
|
800077e: 6078 str r0, [r7, #4]
|
|
uint32_t reg_value;
|
|
uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */
|
|
8000780: 687b ldr r3, [r7, #4]
|
|
8000782: f003 0307 and.w r3, r3, #7
|
|
8000786: 60fb str r3, [r7, #12]
|
|
|
|
reg_value = SCB->AIRCR; /* read old register configuration */
|
|
8000788: 4b0c ldr r3, [pc, #48] @ (80007bc <__NVIC_SetPriorityGrouping+0x44>)
|
|
800078a: 68db ldr r3, [r3, #12]
|
|
800078c: 60bb str r3, [r7, #8]
|
|
reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */
|
|
800078e: 68ba ldr r2, [r7, #8]
|
|
8000790: f64f 03ff movw r3, #63743 @ 0xf8ff
|
|
8000794: 4013 ands r3, r2
|
|
8000796: 60bb str r3, [r7, #8]
|
|
reg_value = (reg_value |
|
|
((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
|
|
(PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) ); /* Insert write key and priority group */
|
|
8000798: 68fb ldr r3, [r7, #12]
|
|
800079a: 021a lsls r2, r3, #8
|
|
((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
|
|
800079c: 68bb ldr r3, [r7, #8]
|
|
800079e: 4313 orrs r3, r2
|
|
reg_value = (reg_value |
|
|
80007a0: f043 63bf orr.w r3, r3, #100139008 @ 0x5f80000
|
|
80007a4: f443 3300 orr.w r3, r3, #131072 @ 0x20000
|
|
80007a8: 60bb str r3, [r7, #8]
|
|
SCB->AIRCR = reg_value;
|
|
80007aa: 4a04 ldr r2, [pc, #16] @ (80007bc <__NVIC_SetPriorityGrouping+0x44>)
|
|
80007ac: 68bb ldr r3, [r7, #8]
|
|
80007ae: 60d3 str r3, [r2, #12]
|
|
}
|
|
80007b0: bf00 nop
|
|
80007b2: 3714 adds r7, #20
|
|
80007b4: 46bd mov sp, r7
|
|
80007b6: bc80 pop {r7}
|
|
80007b8: 4770 bx lr
|
|
80007ba: bf00 nop
|
|
80007bc: e000ed00 .word 0xe000ed00
|
|
|
|
080007c0 <__NVIC_GetPriorityGrouping>:
|
|
\brief Get Priority Grouping
|
|
\details Reads the priority grouping field from the NVIC Interrupt Controller.
|
|
\return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
|
|
*/
|
|
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
|
|
{
|
|
80007c0: b480 push {r7}
|
|
80007c2: af00 add r7, sp, #0
|
|
return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
|
|
80007c4: 4b04 ldr r3, [pc, #16] @ (80007d8 <__NVIC_GetPriorityGrouping+0x18>)
|
|
80007c6: 68db ldr r3, [r3, #12]
|
|
80007c8: 0a1b lsrs r3, r3, #8
|
|
80007ca: f003 0307 and.w r3, r3, #7
|
|
}
|
|
80007ce: 4618 mov r0, r3
|
|
80007d0: 46bd mov sp, r7
|
|
80007d2: bc80 pop {r7}
|
|
80007d4: 4770 bx lr
|
|
80007d6: bf00 nop
|
|
80007d8: e000ed00 .word 0xe000ed00
|
|
|
|
080007dc <__NVIC_SetPriority>:
|
|
\param [in] IRQn Interrupt number.
|
|
\param [in] priority Priority to set.
|
|
\note The priority cannot be set for every processor exception.
|
|
*/
|
|
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
|
|
{
|
|
80007dc: b480 push {r7}
|
|
80007de: b083 sub sp, #12
|
|
80007e0: af00 add r7, sp, #0
|
|
80007e2: 4603 mov r3, r0
|
|
80007e4: 6039 str r1, [r7, #0]
|
|
80007e6: 71fb strb r3, [r7, #7]
|
|
if ((int32_t)(IRQn) >= 0)
|
|
80007e8: f997 3007 ldrsb.w r3, [r7, #7]
|
|
80007ec: 2b00 cmp r3, #0
|
|
80007ee: db0a blt.n 8000806 <__NVIC_SetPriority+0x2a>
|
|
{
|
|
NVIC->IP[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
|
|
80007f0: 683b ldr r3, [r7, #0]
|
|
80007f2: b2da uxtb r2, r3
|
|
80007f4: 490c ldr r1, [pc, #48] @ (8000828 <__NVIC_SetPriority+0x4c>)
|
|
80007f6: f997 3007 ldrsb.w r3, [r7, #7]
|
|
80007fa: 0112 lsls r2, r2, #4
|
|
80007fc: b2d2 uxtb r2, r2
|
|
80007fe: 440b add r3, r1
|
|
8000800: f883 2300 strb.w r2, [r3, #768] @ 0x300
|
|
}
|
|
else
|
|
{
|
|
SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
|
|
}
|
|
}
|
|
8000804: e00a b.n 800081c <__NVIC_SetPriority+0x40>
|
|
SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
|
|
8000806: 683b ldr r3, [r7, #0]
|
|
8000808: b2da uxtb r2, r3
|
|
800080a: 4908 ldr r1, [pc, #32] @ (800082c <__NVIC_SetPriority+0x50>)
|
|
800080c: 79fb ldrb r3, [r7, #7]
|
|
800080e: f003 030f and.w r3, r3, #15
|
|
8000812: 3b04 subs r3, #4
|
|
8000814: 0112 lsls r2, r2, #4
|
|
8000816: b2d2 uxtb r2, r2
|
|
8000818: 440b add r3, r1
|
|
800081a: 761a strb r2, [r3, #24]
|
|
}
|
|
800081c: bf00 nop
|
|
800081e: 370c adds r7, #12
|
|
8000820: 46bd mov sp, r7
|
|
8000822: bc80 pop {r7}
|
|
8000824: 4770 bx lr
|
|
8000826: bf00 nop
|
|
8000828: e000e100 .word 0xe000e100
|
|
800082c: e000ed00 .word 0xe000ed00
|
|
|
|
08000830 <NVIC_EncodePriority>:
|
|
\param [in] PreemptPriority Preemptive priority value (starting from 0).
|
|
\param [in] SubPriority Subpriority value (starting from 0).
|
|
\return Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
|
|
*/
|
|
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
|
|
{
|
|
8000830: b480 push {r7}
|
|
8000832: b089 sub sp, #36 @ 0x24
|
|
8000834: af00 add r7, sp, #0
|
|
8000836: 60f8 str r0, [r7, #12]
|
|
8000838: 60b9 str r1, [r7, #8]
|
|
800083a: 607a str r2, [r7, #4]
|
|
uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */
|
|
800083c: 68fb ldr r3, [r7, #12]
|
|
800083e: f003 0307 and.w r3, r3, #7
|
|
8000842: 61fb str r3, [r7, #28]
|
|
uint32_t PreemptPriorityBits;
|
|
uint32_t SubPriorityBits;
|
|
|
|
PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
|
|
8000844: 69fb ldr r3, [r7, #28]
|
|
8000846: f1c3 0307 rsb r3, r3, #7
|
|
800084a: 2b04 cmp r3, #4
|
|
800084c: bf28 it cs
|
|
800084e: 2304 movcs r3, #4
|
|
8000850: 61bb str r3, [r7, #24]
|
|
SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
|
|
8000852: 69fb ldr r3, [r7, #28]
|
|
8000854: 3304 adds r3, #4
|
|
8000856: 2b06 cmp r3, #6
|
|
8000858: d902 bls.n 8000860 <NVIC_EncodePriority+0x30>
|
|
800085a: 69fb ldr r3, [r7, #28]
|
|
800085c: 3b03 subs r3, #3
|
|
800085e: e000 b.n 8000862 <NVIC_EncodePriority+0x32>
|
|
8000860: 2300 movs r3, #0
|
|
8000862: 617b str r3, [r7, #20]
|
|
|
|
return (
|
|
((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
|
|
8000864: f04f 32ff mov.w r2, #4294967295 @ 0xffffffff
|
|
8000868: 69bb ldr r3, [r7, #24]
|
|
800086a: fa02 f303 lsl.w r3, r2, r3
|
|
800086e: 43da mvns r2, r3
|
|
8000870: 68bb ldr r3, [r7, #8]
|
|
8000872: 401a ands r2, r3
|
|
8000874: 697b ldr r3, [r7, #20]
|
|
8000876: 409a lsls r2, r3
|
|
((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL)))
|
|
8000878: f04f 31ff mov.w r1, #4294967295 @ 0xffffffff
|
|
800087c: 697b ldr r3, [r7, #20]
|
|
800087e: fa01 f303 lsl.w r3, r1, r3
|
|
8000882: 43d9 mvns r1, r3
|
|
8000884: 687b ldr r3, [r7, #4]
|
|
8000886: 400b ands r3, r1
|
|
((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
|
|
8000888: 4313 orrs r3, r2
|
|
);
|
|
}
|
|
800088a: 4618 mov r0, r3
|
|
800088c: 3724 adds r7, #36 @ 0x24
|
|
800088e: 46bd mov sp, r7
|
|
8000890: bc80 pop {r7}
|
|
8000892: 4770 bx lr
|
|
|
|
08000894 <SysTick_Config>:
|
|
\note When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
|
|
function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
|
|
must contain a vendor-specific implementation of this function.
|
|
*/
|
|
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
|
|
{
|
|
8000894: b580 push {r7, lr}
|
|
8000896: b082 sub sp, #8
|
|
8000898: af00 add r7, sp, #0
|
|
800089a: 6078 str r0, [r7, #4]
|
|
if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
|
|
800089c: 687b ldr r3, [r7, #4]
|
|
800089e: 3b01 subs r3, #1
|
|
80008a0: f1b3 7f80 cmp.w r3, #16777216 @ 0x1000000
|
|
80008a4: d301 bcc.n 80008aa <SysTick_Config+0x16>
|
|
{
|
|
return (1UL); /* Reload value impossible */
|
|
80008a6: 2301 movs r3, #1
|
|
80008a8: e00f b.n 80008ca <SysTick_Config+0x36>
|
|
}
|
|
|
|
SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */
|
|
80008aa: 4a0a ldr r2, [pc, #40] @ (80008d4 <SysTick_Config+0x40>)
|
|
80008ac: 687b ldr r3, [r7, #4]
|
|
80008ae: 3b01 subs r3, #1
|
|
80008b0: 6053 str r3, [r2, #4]
|
|
NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
|
|
80008b2: 210f movs r1, #15
|
|
80008b4: f04f 30ff mov.w r0, #4294967295 @ 0xffffffff
|
|
80008b8: f7ff ff90 bl 80007dc <__NVIC_SetPriority>
|
|
SysTick->VAL = 0UL; /* Load the SysTick Counter Value */
|
|
80008bc: 4b05 ldr r3, [pc, #20] @ (80008d4 <SysTick_Config+0x40>)
|
|
80008be: 2200 movs r2, #0
|
|
80008c0: 609a str r2, [r3, #8]
|
|
SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
|
|
80008c2: 4b04 ldr r3, [pc, #16] @ (80008d4 <SysTick_Config+0x40>)
|
|
80008c4: 2207 movs r2, #7
|
|
80008c6: 601a str r2, [r3, #0]
|
|
SysTick_CTRL_TICKINT_Msk |
|
|
SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */
|
|
return (0UL); /* Function successful */
|
|
80008c8: 2300 movs r3, #0
|
|
}
|
|
80008ca: 4618 mov r0, r3
|
|
80008cc: 3708 adds r7, #8
|
|
80008ce: 46bd mov sp, r7
|
|
80008d0: bd80 pop {r7, pc}
|
|
80008d2: bf00 nop
|
|
80008d4: e000e010 .word 0xe000e010
|
|
|
|
080008d8 <HAL_NVIC_SetPriorityGrouping>:
|
|
* @note When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
|
|
* The pending IRQ priority will be managed only by the subpriority.
|
|
* @retval None
|
|
*/
|
|
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
|
|
{
|
|
80008d8: b580 push {r7, lr}
|
|
80008da: b082 sub sp, #8
|
|
80008dc: af00 add r7, sp, #0
|
|
80008de: 6078 str r0, [r7, #4]
|
|
/* Check the parameters */
|
|
assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
|
|
|
|
/* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
|
|
NVIC_SetPriorityGrouping(PriorityGroup);
|
|
80008e0: 6878 ldr r0, [r7, #4]
|
|
80008e2: f7ff ff49 bl 8000778 <__NVIC_SetPriorityGrouping>
|
|
}
|
|
80008e6: bf00 nop
|
|
80008e8: 3708 adds r7, #8
|
|
80008ea: 46bd mov sp, r7
|
|
80008ec: bd80 pop {r7, pc}
|
|
|
|
080008ee <HAL_NVIC_SetPriority>:
|
|
* This parameter can be a value between 0 and 15
|
|
* A lower priority value indicates a higher priority.
|
|
* @retval None
|
|
*/
|
|
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
|
|
{
|
|
80008ee: b580 push {r7, lr}
|
|
80008f0: b086 sub sp, #24
|
|
80008f2: af00 add r7, sp, #0
|
|
80008f4: 4603 mov r3, r0
|
|
80008f6: 60b9 str r1, [r7, #8]
|
|
80008f8: 607a str r2, [r7, #4]
|
|
80008fa: 73fb strb r3, [r7, #15]
|
|
uint32_t prioritygroup = 0x00;
|
|
80008fc: 2300 movs r3, #0
|
|
80008fe: 617b str r3, [r7, #20]
|
|
|
|
/* Check the parameters */
|
|
assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
|
|
assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
|
|
|
|
prioritygroup = NVIC_GetPriorityGrouping();
|
|
8000900: f7ff ff5e bl 80007c0 <__NVIC_GetPriorityGrouping>
|
|
8000904: 6178 str r0, [r7, #20]
|
|
|
|
NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
|
|
8000906: 687a ldr r2, [r7, #4]
|
|
8000908: 68b9 ldr r1, [r7, #8]
|
|
800090a: 6978 ldr r0, [r7, #20]
|
|
800090c: f7ff ff90 bl 8000830 <NVIC_EncodePriority>
|
|
8000910: 4602 mov r2, r0
|
|
8000912: f997 300f ldrsb.w r3, [r7, #15]
|
|
8000916: 4611 mov r1, r2
|
|
8000918: 4618 mov r0, r3
|
|
800091a: f7ff ff5f bl 80007dc <__NVIC_SetPriority>
|
|
}
|
|
800091e: bf00 nop
|
|
8000920: 3718 adds r7, #24
|
|
8000922: 46bd mov sp, r7
|
|
8000924: bd80 pop {r7, pc}
|
|
|
|
08000926 <HAL_SYSTICK_Config>:
|
|
* @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
|
|
* @retval status: - 0 Function succeeded.
|
|
* - 1 Function failed.
|
|
*/
|
|
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
|
|
{
|
|
8000926: b580 push {r7, lr}
|
|
8000928: b082 sub sp, #8
|
|
800092a: af00 add r7, sp, #0
|
|
800092c: 6078 str r0, [r7, #4]
|
|
return SysTick_Config(TicksNumb);
|
|
800092e: 6878 ldr r0, [r7, #4]
|
|
8000930: f7ff ffb0 bl 8000894 <SysTick_Config>
|
|
8000934: 4603 mov r3, r0
|
|
}
|
|
8000936: 4618 mov r0, r3
|
|
8000938: 3708 adds r7, #8
|
|
800093a: 46bd mov sp, r7
|
|
800093c: bd80 pop {r7, pc}
|
|
...
|
|
|
|
08000940 <HAL_RCC_OscConfig>:
|
|
* supported by this macro. User should request a transition to HSE Off
|
|
* first and then HSE On or HSE Bypass.
|
|
* @retval HAL status
|
|
*/
|
|
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef *RCC_OscInitStruct)
|
|
{
|
|
8000940: b580 push {r7, lr}
|
|
8000942: b088 sub sp, #32
|
|
8000944: af00 add r7, sp, #0
|
|
8000946: 6078 str r0, [r7, #4]
|
|
uint32_t tickstart;
|
|
HAL_StatusTypeDef status;
|
|
uint32_t sysclk_source, pll_config;
|
|
|
|
/* Check the parameters */
|
|
if(RCC_OscInitStruct == NULL)
|
|
8000948: 687b ldr r3, [r7, #4]
|
|
800094a: 2b00 cmp r3, #0
|
|
800094c: d101 bne.n 8000952 <HAL_RCC_OscConfig+0x12>
|
|
{
|
|
return HAL_ERROR;
|
|
800094e: 2301 movs r3, #1
|
|
8000950: e31d b.n 8000f8e <HAL_RCC_OscConfig+0x64e>
|
|
}
|
|
|
|
assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
|
|
|
|
sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
|
|
8000952: 4b94 ldr r3, [pc, #592] @ (8000ba4 <HAL_RCC_OscConfig+0x264>)
|
|
8000954: 689b ldr r3, [r3, #8]
|
|
8000956: f003 030c and.w r3, r3, #12
|
|
800095a: 61bb str r3, [r7, #24]
|
|
pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
|
|
800095c: 4b91 ldr r3, [pc, #580] @ (8000ba4 <HAL_RCC_OscConfig+0x264>)
|
|
800095e: 689b ldr r3, [r3, #8]
|
|
8000960: f403 3380 and.w r3, r3, #65536 @ 0x10000
|
|
8000964: 617b str r3, [r7, #20]
|
|
|
|
/*------------------------------- HSE Configuration ------------------------*/
|
|
if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
|
|
8000966: 687b ldr r3, [r7, #4]
|
|
8000968: 681b ldr r3, [r3, #0]
|
|
800096a: f003 0301 and.w r3, r3, #1
|
|
800096e: 2b00 cmp r3, #0
|
|
8000970: d07b beq.n 8000a6a <HAL_RCC_OscConfig+0x12a>
|
|
{
|
|
/* Check the parameters */
|
|
assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
|
|
|
|
/* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
|
|
if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
|
|
8000972: 69bb ldr r3, [r7, #24]
|
|
8000974: 2b08 cmp r3, #8
|
|
8000976: d006 beq.n 8000986 <HAL_RCC_OscConfig+0x46>
|
|
|| ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
|
|
8000978: 69bb ldr r3, [r7, #24]
|
|
800097a: 2b0c cmp r3, #12
|
|
800097c: d10f bne.n 800099e <HAL_RCC_OscConfig+0x5e>
|
|
800097e: 697b ldr r3, [r7, #20]
|
|
8000980: f5b3 3f80 cmp.w r3, #65536 @ 0x10000
|
|
8000984: d10b bne.n 800099e <HAL_RCC_OscConfig+0x5e>
|
|
{
|
|
if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
|
|
8000986: 4b87 ldr r3, [pc, #540] @ (8000ba4 <HAL_RCC_OscConfig+0x264>)
|
|
8000988: 681b ldr r3, [r3, #0]
|
|
800098a: f403 3300 and.w r3, r3, #131072 @ 0x20000
|
|
800098e: 2b00 cmp r3, #0
|
|
8000990: d06a beq.n 8000a68 <HAL_RCC_OscConfig+0x128>
|
|
8000992: 687b ldr r3, [r7, #4]
|
|
8000994: 685b ldr r3, [r3, #4]
|
|
8000996: 2b00 cmp r3, #0
|
|
8000998: d166 bne.n 8000a68 <HAL_RCC_OscConfig+0x128>
|
|
{
|
|
return HAL_ERROR;
|
|
800099a: 2301 movs r3, #1
|
|
800099c: e2f7 b.n 8000f8e <HAL_RCC_OscConfig+0x64e>
|
|
}
|
|
}
|
|
else
|
|
{
|
|
/* Set the new HSE configuration ---------------------------------------*/
|
|
__HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
|
|
800099e: 687b ldr r3, [r7, #4]
|
|
80009a0: 685b ldr r3, [r3, #4]
|
|
80009a2: 2b01 cmp r3, #1
|
|
80009a4: d106 bne.n 80009b4 <HAL_RCC_OscConfig+0x74>
|
|
80009a6: 4b7f ldr r3, [pc, #508] @ (8000ba4 <HAL_RCC_OscConfig+0x264>)
|
|
80009a8: 681b ldr r3, [r3, #0]
|
|
80009aa: 4a7e ldr r2, [pc, #504] @ (8000ba4 <HAL_RCC_OscConfig+0x264>)
|
|
80009ac: f443 3380 orr.w r3, r3, #65536 @ 0x10000
|
|
80009b0: 6013 str r3, [r2, #0]
|
|
80009b2: e02d b.n 8000a10 <HAL_RCC_OscConfig+0xd0>
|
|
80009b4: 687b ldr r3, [r7, #4]
|
|
80009b6: 685b ldr r3, [r3, #4]
|
|
80009b8: 2b00 cmp r3, #0
|
|
80009ba: d10c bne.n 80009d6 <HAL_RCC_OscConfig+0x96>
|
|
80009bc: 4b79 ldr r3, [pc, #484] @ (8000ba4 <HAL_RCC_OscConfig+0x264>)
|
|
80009be: 681b ldr r3, [r3, #0]
|
|
80009c0: 4a78 ldr r2, [pc, #480] @ (8000ba4 <HAL_RCC_OscConfig+0x264>)
|
|
80009c2: f423 3380 bic.w r3, r3, #65536 @ 0x10000
|
|
80009c6: 6013 str r3, [r2, #0]
|
|
80009c8: 4b76 ldr r3, [pc, #472] @ (8000ba4 <HAL_RCC_OscConfig+0x264>)
|
|
80009ca: 681b ldr r3, [r3, #0]
|
|
80009cc: 4a75 ldr r2, [pc, #468] @ (8000ba4 <HAL_RCC_OscConfig+0x264>)
|
|
80009ce: f423 2380 bic.w r3, r3, #262144 @ 0x40000
|
|
80009d2: 6013 str r3, [r2, #0]
|
|
80009d4: e01c b.n 8000a10 <HAL_RCC_OscConfig+0xd0>
|
|
80009d6: 687b ldr r3, [r7, #4]
|
|
80009d8: 685b ldr r3, [r3, #4]
|
|
80009da: 2b05 cmp r3, #5
|
|
80009dc: d10c bne.n 80009f8 <HAL_RCC_OscConfig+0xb8>
|
|
80009de: 4b71 ldr r3, [pc, #452] @ (8000ba4 <HAL_RCC_OscConfig+0x264>)
|
|
80009e0: 681b ldr r3, [r3, #0]
|
|
80009e2: 4a70 ldr r2, [pc, #448] @ (8000ba4 <HAL_RCC_OscConfig+0x264>)
|
|
80009e4: f443 2380 orr.w r3, r3, #262144 @ 0x40000
|
|
80009e8: 6013 str r3, [r2, #0]
|
|
80009ea: 4b6e ldr r3, [pc, #440] @ (8000ba4 <HAL_RCC_OscConfig+0x264>)
|
|
80009ec: 681b ldr r3, [r3, #0]
|
|
80009ee: 4a6d ldr r2, [pc, #436] @ (8000ba4 <HAL_RCC_OscConfig+0x264>)
|
|
80009f0: f443 3380 orr.w r3, r3, #65536 @ 0x10000
|
|
80009f4: 6013 str r3, [r2, #0]
|
|
80009f6: e00b b.n 8000a10 <HAL_RCC_OscConfig+0xd0>
|
|
80009f8: 4b6a ldr r3, [pc, #424] @ (8000ba4 <HAL_RCC_OscConfig+0x264>)
|
|
80009fa: 681b ldr r3, [r3, #0]
|
|
80009fc: 4a69 ldr r2, [pc, #420] @ (8000ba4 <HAL_RCC_OscConfig+0x264>)
|
|
80009fe: f423 3380 bic.w r3, r3, #65536 @ 0x10000
|
|
8000a02: 6013 str r3, [r2, #0]
|
|
8000a04: 4b67 ldr r3, [pc, #412] @ (8000ba4 <HAL_RCC_OscConfig+0x264>)
|
|
8000a06: 681b ldr r3, [r3, #0]
|
|
8000a08: 4a66 ldr r2, [pc, #408] @ (8000ba4 <HAL_RCC_OscConfig+0x264>)
|
|
8000a0a: f423 2380 bic.w r3, r3, #262144 @ 0x40000
|
|
8000a0e: 6013 str r3, [r2, #0]
|
|
|
|
/* Check the HSE State */
|
|
if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
|
|
8000a10: 687b ldr r3, [r7, #4]
|
|
8000a12: 685b ldr r3, [r3, #4]
|
|
8000a14: 2b00 cmp r3, #0
|
|
8000a16: d013 beq.n 8000a40 <HAL_RCC_OscConfig+0x100>
|
|
{
|
|
/* Get Start Tick */
|
|
tickstart = HAL_GetTick();
|
|
8000a18: f7ff fea4 bl 8000764 <HAL_GetTick>
|
|
8000a1c: 6138 str r0, [r7, #16]
|
|
|
|
/* Wait till HSE is ready */
|
|
while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
|
|
8000a1e: e008 b.n 8000a32 <HAL_RCC_OscConfig+0xf2>
|
|
{
|
|
if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
|
|
8000a20: f7ff fea0 bl 8000764 <HAL_GetTick>
|
|
8000a24: 4602 mov r2, r0
|
|
8000a26: 693b ldr r3, [r7, #16]
|
|
8000a28: 1ad3 subs r3, r2, r3
|
|
8000a2a: 2b64 cmp r3, #100 @ 0x64
|
|
8000a2c: d901 bls.n 8000a32 <HAL_RCC_OscConfig+0xf2>
|
|
{
|
|
return HAL_TIMEOUT;
|
|
8000a2e: 2303 movs r3, #3
|
|
8000a30: e2ad b.n 8000f8e <HAL_RCC_OscConfig+0x64e>
|
|
while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
|
|
8000a32: 4b5c ldr r3, [pc, #368] @ (8000ba4 <HAL_RCC_OscConfig+0x264>)
|
|
8000a34: 681b ldr r3, [r3, #0]
|
|
8000a36: f403 3300 and.w r3, r3, #131072 @ 0x20000
|
|
8000a3a: 2b00 cmp r3, #0
|
|
8000a3c: d0f0 beq.n 8000a20 <HAL_RCC_OscConfig+0xe0>
|
|
8000a3e: e014 b.n 8000a6a <HAL_RCC_OscConfig+0x12a>
|
|
}
|
|
}
|
|
else
|
|
{
|
|
/* Get Start Tick */
|
|
tickstart = HAL_GetTick();
|
|
8000a40: f7ff fe90 bl 8000764 <HAL_GetTick>
|
|
8000a44: 6138 str r0, [r7, #16]
|
|
|
|
/* Wait till HSE is disabled */
|
|
while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
|
|
8000a46: e008 b.n 8000a5a <HAL_RCC_OscConfig+0x11a>
|
|
{
|
|
if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
|
|
8000a48: f7ff fe8c bl 8000764 <HAL_GetTick>
|
|
8000a4c: 4602 mov r2, r0
|
|
8000a4e: 693b ldr r3, [r7, #16]
|
|
8000a50: 1ad3 subs r3, r2, r3
|
|
8000a52: 2b64 cmp r3, #100 @ 0x64
|
|
8000a54: d901 bls.n 8000a5a <HAL_RCC_OscConfig+0x11a>
|
|
{
|
|
return HAL_TIMEOUT;
|
|
8000a56: 2303 movs r3, #3
|
|
8000a58: e299 b.n 8000f8e <HAL_RCC_OscConfig+0x64e>
|
|
while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
|
|
8000a5a: 4b52 ldr r3, [pc, #328] @ (8000ba4 <HAL_RCC_OscConfig+0x264>)
|
|
8000a5c: 681b ldr r3, [r3, #0]
|
|
8000a5e: f403 3300 and.w r3, r3, #131072 @ 0x20000
|
|
8000a62: 2b00 cmp r3, #0
|
|
8000a64: d1f0 bne.n 8000a48 <HAL_RCC_OscConfig+0x108>
|
|
8000a66: e000 b.n 8000a6a <HAL_RCC_OscConfig+0x12a>
|
|
if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
|
|
8000a68: bf00 nop
|
|
}
|
|
}
|
|
}
|
|
}
|
|
/*----------------------------- HSI Configuration --------------------------*/
|
|
if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
|
|
8000a6a: 687b ldr r3, [r7, #4]
|
|
8000a6c: 681b ldr r3, [r3, #0]
|
|
8000a6e: f003 0302 and.w r3, r3, #2
|
|
8000a72: 2b00 cmp r3, #0
|
|
8000a74: d05a beq.n 8000b2c <HAL_RCC_OscConfig+0x1ec>
|
|
/* Check the parameters */
|
|
assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
|
|
assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
|
|
|
|
/* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
|
|
if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
|
|
8000a76: 69bb ldr r3, [r7, #24]
|
|
8000a78: 2b04 cmp r3, #4
|
|
8000a7a: d005 beq.n 8000a88 <HAL_RCC_OscConfig+0x148>
|
|
|| ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
|
|
8000a7c: 69bb ldr r3, [r7, #24]
|
|
8000a7e: 2b0c cmp r3, #12
|
|
8000a80: d119 bne.n 8000ab6 <HAL_RCC_OscConfig+0x176>
|
|
8000a82: 697b ldr r3, [r7, #20]
|
|
8000a84: 2b00 cmp r3, #0
|
|
8000a86: d116 bne.n 8000ab6 <HAL_RCC_OscConfig+0x176>
|
|
{
|
|
/* When HSI is used as system clock it will not disabled */
|
|
if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
|
|
8000a88: 4b46 ldr r3, [pc, #280] @ (8000ba4 <HAL_RCC_OscConfig+0x264>)
|
|
8000a8a: 681b ldr r3, [r3, #0]
|
|
8000a8c: f003 0302 and.w r3, r3, #2
|
|
8000a90: 2b00 cmp r3, #0
|
|
8000a92: d005 beq.n 8000aa0 <HAL_RCC_OscConfig+0x160>
|
|
8000a94: 687b ldr r3, [r7, #4]
|
|
8000a96: 68db ldr r3, [r3, #12]
|
|
8000a98: 2b01 cmp r3, #1
|
|
8000a9a: d001 beq.n 8000aa0 <HAL_RCC_OscConfig+0x160>
|
|
{
|
|
return HAL_ERROR;
|
|
8000a9c: 2301 movs r3, #1
|
|
8000a9e: e276 b.n 8000f8e <HAL_RCC_OscConfig+0x64e>
|
|
}
|
|
/* Otherwise, just the calibration is allowed */
|
|
else
|
|
{
|
|
/* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
|
|
__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
|
|
8000aa0: 4b40 ldr r3, [pc, #256] @ (8000ba4 <HAL_RCC_OscConfig+0x264>)
|
|
8000aa2: 685b ldr r3, [r3, #4]
|
|
8000aa4: f423 52f8 bic.w r2, r3, #7936 @ 0x1f00
|
|
8000aa8: 687b ldr r3, [r7, #4]
|
|
8000aaa: 691b ldr r3, [r3, #16]
|
|
8000aac: 021b lsls r3, r3, #8
|
|
8000aae: 493d ldr r1, [pc, #244] @ (8000ba4 <HAL_RCC_OscConfig+0x264>)
|
|
8000ab0: 4313 orrs r3, r2
|
|
8000ab2: 604b str r3, [r1, #4]
|
|
if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
|
|
8000ab4: e03a b.n 8000b2c <HAL_RCC_OscConfig+0x1ec>
|
|
}
|
|
}
|
|
else
|
|
{
|
|
/* Check the HSI State */
|
|
if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
|
|
8000ab6: 687b ldr r3, [r7, #4]
|
|
8000ab8: 68db ldr r3, [r3, #12]
|
|
8000aba: 2b00 cmp r3, #0
|
|
8000abc: d020 beq.n 8000b00 <HAL_RCC_OscConfig+0x1c0>
|
|
{
|
|
/* Enable the Internal High Speed oscillator (HSI). */
|
|
__HAL_RCC_HSI_ENABLE();
|
|
8000abe: 4b3a ldr r3, [pc, #232] @ (8000ba8 <HAL_RCC_OscConfig+0x268>)
|
|
8000ac0: 2201 movs r2, #1
|
|
8000ac2: 601a str r2, [r3, #0]
|
|
|
|
/* Get Start Tick */
|
|
tickstart = HAL_GetTick();
|
|
8000ac4: f7ff fe4e bl 8000764 <HAL_GetTick>
|
|
8000ac8: 6138 str r0, [r7, #16]
|
|
|
|
/* Wait till HSI is ready */
|
|
while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
|
|
8000aca: e008 b.n 8000ade <HAL_RCC_OscConfig+0x19e>
|
|
{
|
|
if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
|
|
8000acc: f7ff fe4a bl 8000764 <HAL_GetTick>
|
|
8000ad0: 4602 mov r2, r0
|
|
8000ad2: 693b ldr r3, [r7, #16]
|
|
8000ad4: 1ad3 subs r3, r2, r3
|
|
8000ad6: 2b02 cmp r3, #2
|
|
8000ad8: d901 bls.n 8000ade <HAL_RCC_OscConfig+0x19e>
|
|
{
|
|
return HAL_TIMEOUT;
|
|
8000ada: 2303 movs r3, #3
|
|
8000adc: e257 b.n 8000f8e <HAL_RCC_OscConfig+0x64e>
|
|
while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
|
|
8000ade: 4b31 ldr r3, [pc, #196] @ (8000ba4 <HAL_RCC_OscConfig+0x264>)
|
|
8000ae0: 681b ldr r3, [r3, #0]
|
|
8000ae2: f003 0302 and.w r3, r3, #2
|
|
8000ae6: 2b00 cmp r3, #0
|
|
8000ae8: d0f0 beq.n 8000acc <HAL_RCC_OscConfig+0x18c>
|
|
}
|
|
}
|
|
|
|
/* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
|
|
__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
|
|
8000aea: 4b2e ldr r3, [pc, #184] @ (8000ba4 <HAL_RCC_OscConfig+0x264>)
|
|
8000aec: 685b ldr r3, [r3, #4]
|
|
8000aee: f423 52f8 bic.w r2, r3, #7936 @ 0x1f00
|
|
8000af2: 687b ldr r3, [r7, #4]
|
|
8000af4: 691b ldr r3, [r3, #16]
|
|
8000af6: 021b lsls r3, r3, #8
|
|
8000af8: 492a ldr r1, [pc, #168] @ (8000ba4 <HAL_RCC_OscConfig+0x264>)
|
|
8000afa: 4313 orrs r3, r2
|
|
8000afc: 604b str r3, [r1, #4]
|
|
8000afe: e015 b.n 8000b2c <HAL_RCC_OscConfig+0x1ec>
|
|
}
|
|
else
|
|
{
|
|
/* Disable the Internal High Speed oscillator (HSI). */
|
|
__HAL_RCC_HSI_DISABLE();
|
|
8000b00: 4b29 ldr r3, [pc, #164] @ (8000ba8 <HAL_RCC_OscConfig+0x268>)
|
|
8000b02: 2200 movs r2, #0
|
|
8000b04: 601a str r2, [r3, #0]
|
|
|
|
/* Get Start Tick */
|
|
tickstart = HAL_GetTick();
|
|
8000b06: f7ff fe2d bl 8000764 <HAL_GetTick>
|
|
8000b0a: 6138 str r0, [r7, #16]
|
|
|
|
/* Wait till HSI is disabled */
|
|
while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
|
|
8000b0c: e008 b.n 8000b20 <HAL_RCC_OscConfig+0x1e0>
|
|
{
|
|
if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
|
|
8000b0e: f7ff fe29 bl 8000764 <HAL_GetTick>
|
|
8000b12: 4602 mov r2, r0
|
|
8000b14: 693b ldr r3, [r7, #16]
|
|
8000b16: 1ad3 subs r3, r2, r3
|
|
8000b18: 2b02 cmp r3, #2
|
|
8000b1a: d901 bls.n 8000b20 <HAL_RCC_OscConfig+0x1e0>
|
|
{
|
|
return HAL_TIMEOUT;
|
|
8000b1c: 2303 movs r3, #3
|
|
8000b1e: e236 b.n 8000f8e <HAL_RCC_OscConfig+0x64e>
|
|
while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
|
|
8000b20: 4b20 ldr r3, [pc, #128] @ (8000ba4 <HAL_RCC_OscConfig+0x264>)
|
|
8000b22: 681b ldr r3, [r3, #0]
|
|
8000b24: f003 0302 and.w r3, r3, #2
|
|
8000b28: 2b00 cmp r3, #0
|
|
8000b2a: d1f0 bne.n 8000b0e <HAL_RCC_OscConfig+0x1ce>
|
|
}
|
|
}
|
|
}
|
|
}
|
|
/*----------------------------- MSI Configuration --------------------------*/
|
|
if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
|
|
8000b2c: 687b ldr r3, [r7, #4]
|
|
8000b2e: 681b ldr r3, [r3, #0]
|
|
8000b30: f003 0310 and.w r3, r3, #16
|
|
8000b34: 2b00 cmp r3, #0
|
|
8000b36: f000 80b8 beq.w 8000caa <HAL_RCC_OscConfig+0x36a>
|
|
{
|
|
/* When the MSI is used as system clock it will not be disabled */
|
|
if(sysclk_source == RCC_CFGR_SWS_MSI)
|
|
8000b3a: 69bb ldr r3, [r7, #24]
|
|
8000b3c: 2b00 cmp r3, #0
|
|
8000b3e: d170 bne.n 8000c22 <HAL_RCC_OscConfig+0x2e2>
|
|
{
|
|
if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
|
|
8000b40: 4b18 ldr r3, [pc, #96] @ (8000ba4 <HAL_RCC_OscConfig+0x264>)
|
|
8000b42: 681b ldr r3, [r3, #0]
|
|
8000b44: f403 7300 and.w r3, r3, #512 @ 0x200
|
|
8000b48: 2b00 cmp r3, #0
|
|
8000b4a: d005 beq.n 8000b58 <HAL_RCC_OscConfig+0x218>
|
|
8000b4c: 687b ldr r3, [r7, #4]
|
|
8000b4e: 699b ldr r3, [r3, #24]
|
|
8000b50: 2b00 cmp r3, #0
|
|
8000b52: d101 bne.n 8000b58 <HAL_RCC_OscConfig+0x218>
|
|
{
|
|
return HAL_ERROR;
|
|
8000b54: 2301 movs r3, #1
|
|
8000b56: e21a b.n 8000f8e <HAL_RCC_OscConfig+0x64e>
|
|
assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));
|
|
|
|
/* To correctly read data from FLASH memory, the number of wait states (LATENCY)
|
|
must be correctly programmed according to the frequency of the CPU clock
|
|
(HCLK) and the supply voltage of the device. */
|
|
if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
|
|
8000b58: 687b ldr r3, [r7, #4]
|
|
8000b5a: 6a1a ldr r2, [r3, #32]
|
|
8000b5c: 4b11 ldr r3, [pc, #68] @ (8000ba4 <HAL_RCC_OscConfig+0x264>)
|
|
8000b5e: 685b ldr r3, [r3, #4]
|
|
8000b60: f403 4360 and.w r3, r3, #57344 @ 0xe000
|
|
8000b64: 429a cmp r2, r3
|
|
8000b66: d921 bls.n 8000bac <HAL_RCC_OscConfig+0x26c>
|
|
{
|
|
/* First increase number of wait states update if necessary */
|
|
if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
|
|
8000b68: 687b ldr r3, [r7, #4]
|
|
8000b6a: 6a1b ldr r3, [r3, #32]
|
|
8000b6c: 4618 mov r0, r3
|
|
8000b6e: f000 fc09 bl 8001384 <RCC_SetFlashLatencyFromMSIRange>
|
|
8000b72: 4603 mov r3, r0
|
|
8000b74: 2b00 cmp r3, #0
|
|
8000b76: d001 beq.n 8000b7c <HAL_RCC_OscConfig+0x23c>
|
|
{
|
|
return HAL_ERROR;
|
|
8000b78: 2301 movs r3, #1
|
|
8000b7a: e208 b.n 8000f8e <HAL_RCC_OscConfig+0x64e>
|
|
}
|
|
|
|
/* Selects the Multiple Speed oscillator (MSI) clock range .*/
|
|
__HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
|
|
8000b7c: 4b09 ldr r3, [pc, #36] @ (8000ba4 <HAL_RCC_OscConfig+0x264>)
|
|
8000b7e: 685b ldr r3, [r3, #4]
|
|
8000b80: f423 4260 bic.w r2, r3, #57344 @ 0xe000
|
|
8000b84: 687b ldr r3, [r7, #4]
|
|
8000b86: 6a1b ldr r3, [r3, #32]
|
|
8000b88: 4906 ldr r1, [pc, #24] @ (8000ba4 <HAL_RCC_OscConfig+0x264>)
|
|
8000b8a: 4313 orrs r3, r2
|
|
8000b8c: 604b str r3, [r1, #4]
|
|
/* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
|
|
__HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
|
|
8000b8e: 4b05 ldr r3, [pc, #20] @ (8000ba4 <HAL_RCC_OscConfig+0x264>)
|
|
8000b90: 685b ldr r3, [r3, #4]
|
|
8000b92: f023 427f bic.w r2, r3, #4278190080 @ 0xff000000
|
|
8000b96: 687b ldr r3, [r7, #4]
|
|
8000b98: 69db ldr r3, [r3, #28]
|
|
8000b9a: 061b lsls r3, r3, #24
|
|
8000b9c: 4901 ldr r1, [pc, #4] @ (8000ba4 <HAL_RCC_OscConfig+0x264>)
|
|
8000b9e: 4313 orrs r3, r2
|
|
8000ba0: 604b str r3, [r1, #4]
|
|
8000ba2: e020 b.n 8000be6 <HAL_RCC_OscConfig+0x2a6>
|
|
8000ba4: 40023800 .word 0x40023800
|
|
8000ba8: 42470000 .word 0x42470000
|
|
}
|
|
else
|
|
{
|
|
/* Else, keep current flash latency while decreasing applies */
|
|
/* Selects the Multiple Speed oscillator (MSI) clock range .*/
|
|
__HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
|
|
8000bac: 4b99 ldr r3, [pc, #612] @ (8000e14 <HAL_RCC_OscConfig+0x4d4>)
|
|
8000bae: 685b ldr r3, [r3, #4]
|
|
8000bb0: f423 4260 bic.w r2, r3, #57344 @ 0xe000
|
|
8000bb4: 687b ldr r3, [r7, #4]
|
|
8000bb6: 6a1b ldr r3, [r3, #32]
|
|
8000bb8: 4996 ldr r1, [pc, #600] @ (8000e14 <HAL_RCC_OscConfig+0x4d4>)
|
|
8000bba: 4313 orrs r3, r2
|
|
8000bbc: 604b str r3, [r1, #4]
|
|
/* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
|
|
__HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
|
|
8000bbe: 4b95 ldr r3, [pc, #596] @ (8000e14 <HAL_RCC_OscConfig+0x4d4>)
|
|
8000bc0: 685b ldr r3, [r3, #4]
|
|
8000bc2: f023 427f bic.w r2, r3, #4278190080 @ 0xff000000
|
|
8000bc6: 687b ldr r3, [r7, #4]
|
|
8000bc8: 69db ldr r3, [r3, #28]
|
|
8000bca: 061b lsls r3, r3, #24
|
|
8000bcc: 4991 ldr r1, [pc, #580] @ (8000e14 <HAL_RCC_OscConfig+0x4d4>)
|
|
8000bce: 4313 orrs r3, r2
|
|
8000bd0: 604b str r3, [r1, #4]
|
|
|
|
/* Decrease number of wait states update if necessary */
|
|
if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
|
|
8000bd2: 687b ldr r3, [r7, #4]
|
|
8000bd4: 6a1b ldr r3, [r3, #32]
|
|
8000bd6: 4618 mov r0, r3
|
|
8000bd8: f000 fbd4 bl 8001384 <RCC_SetFlashLatencyFromMSIRange>
|
|
8000bdc: 4603 mov r3, r0
|
|
8000bde: 2b00 cmp r3, #0
|
|
8000be0: d001 beq.n 8000be6 <HAL_RCC_OscConfig+0x2a6>
|
|
{
|
|
return HAL_ERROR;
|
|
8000be2: 2301 movs r3, #1
|
|
8000be4: e1d3 b.n 8000f8e <HAL_RCC_OscConfig+0x64e>
|
|
}
|
|
}
|
|
|
|
/* Update the SystemCoreClock global variable */
|
|
SystemCoreClock = (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
|
|
8000be6: 687b ldr r3, [r7, #4]
|
|
8000be8: 6a1b ldr r3, [r3, #32]
|
|
8000bea: 0b5b lsrs r3, r3, #13
|
|
8000bec: 3301 adds r3, #1
|
|
8000bee: f44f 4200 mov.w r2, #32768 @ 0x8000
|
|
8000bf2: fa02 f303 lsl.w r3, r2, r3
|
|
>> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
|
|
8000bf6: 4a87 ldr r2, [pc, #540] @ (8000e14 <HAL_RCC_OscConfig+0x4d4>)
|
|
8000bf8: 6892 ldr r2, [r2, #8]
|
|
8000bfa: 0912 lsrs r2, r2, #4
|
|
8000bfc: f002 020f and.w r2, r2, #15
|
|
8000c00: 4985 ldr r1, [pc, #532] @ (8000e18 <HAL_RCC_OscConfig+0x4d8>)
|
|
8000c02: 5c8a ldrb r2, [r1, r2]
|
|
8000c04: 40d3 lsrs r3, r2
|
|
SystemCoreClock = (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
|
|
8000c06: 4a85 ldr r2, [pc, #532] @ (8000e1c <HAL_RCC_OscConfig+0x4dc>)
|
|
8000c08: 6013 str r3, [r2, #0]
|
|
|
|
/* Configure the source of time base considering new system clocks settings*/
|
|
status = HAL_InitTick(uwTickPrio);
|
|
8000c0a: 4b85 ldr r3, [pc, #532] @ (8000e20 <HAL_RCC_OscConfig+0x4e0>)
|
|
8000c0c: 681b ldr r3, [r3, #0]
|
|
8000c0e: 4618 mov r0, r3
|
|
8000c10: f7ff fd5c bl 80006cc <HAL_InitTick>
|
|
8000c14: 4603 mov r3, r0
|
|
8000c16: 73fb strb r3, [r7, #15]
|
|
if(status != HAL_OK)
|
|
8000c18: 7bfb ldrb r3, [r7, #15]
|
|
8000c1a: 2b00 cmp r3, #0
|
|
8000c1c: d045 beq.n 8000caa <HAL_RCC_OscConfig+0x36a>
|
|
{
|
|
return status;
|
|
8000c1e: 7bfb ldrb r3, [r7, #15]
|
|
8000c20: e1b5 b.n 8000f8e <HAL_RCC_OscConfig+0x64e>
|
|
{
|
|
/* Check MSI State */
|
|
assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
|
|
|
|
/* Check the MSI State */
|
|
if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
|
|
8000c22: 687b ldr r3, [r7, #4]
|
|
8000c24: 699b ldr r3, [r3, #24]
|
|
8000c26: 2b00 cmp r3, #0
|
|
8000c28: d029 beq.n 8000c7e <HAL_RCC_OscConfig+0x33e>
|
|
{
|
|
/* Enable the Multi Speed oscillator (MSI). */
|
|
__HAL_RCC_MSI_ENABLE();
|
|
8000c2a: 4b7e ldr r3, [pc, #504] @ (8000e24 <HAL_RCC_OscConfig+0x4e4>)
|
|
8000c2c: 2201 movs r2, #1
|
|
8000c2e: 601a str r2, [r3, #0]
|
|
|
|
/* Get Start Tick */
|
|
tickstart = HAL_GetTick();
|
|
8000c30: f7ff fd98 bl 8000764 <HAL_GetTick>
|
|
8000c34: 6138 str r0, [r7, #16]
|
|
|
|
/* Wait till MSI is ready */
|
|
while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
|
|
8000c36: e008 b.n 8000c4a <HAL_RCC_OscConfig+0x30a>
|
|
{
|
|
if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
|
|
8000c38: f7ff fd94 bl 8000764 <HAL_GetTick>
|
|
8000c3c: 4602 mov r2, r0
|
|
8000c3e: 693b ldr r3, [r7, #16]
|
|
8000c40: 1ad3 subs r3, r2, r3
|
|
8000c42: 2b02 cmp r3, #2
|
|
8000c44: d901 bls.n 8000c4a <HAL_RCC_OscConfig+0x30a>
|
|
{
|
|
return HAL_TIMEOUT;
|
|
8000c46: 2303 movs r3, #3
|
|
8000c48: e1a1 b.n 8000f8e <HAL_RCC_OscConfig+0x64e>
|
|
while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
|
|
8000c4a: 4b72 ldr r3, [pc, #456] @ (8000e14 <HAL_RCC_OscConfig+0x4d4>)
|
|
8000c4c: 681b ldr r3, [r3, #0]
|
|
8000c4e: f403 7300 and.w r3, r3, #512 @ 0x200
|
|
8000c52: 2b00 cmp r3, #0
|
|
8000c54: d0f0 beq.n 8000c38 <HAL_RCC_OscConfig+0x2f8>
|
|
/* Check MSICalibrationValue and MSIClockRange input parameters */
|
|
assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
|
|
assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));
|
|
|
|
/* Selects the Multiple Speed oscillator (MSI) clock range .*/
|
|
__HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
|
|
8000c56: 4b6f ldr r3, [pc, #444] @ (8000e14 <HAL_RCC_OscConfig+0x4d4>)
|
|
8000c58: 685b ldr r3, [r3, #4]
|
|
8000c5a: f423 4260 bic.w r2, r3, #57344 @ 0xe000
|
|
8000c5e: 687b ldr r3, [r7, #4]
|
|
8000c60: 6a1b ldr r3, [r3, #32]
|
|
8000c62: 496c ldr r1, [pc, #432] @ (8000e14 <HAL_RCC_OscConfig+0x4d4>)
|
|
8000c64: 4313 orrs r3, r2
|
|
8000c66: 604b str r3, [r1, #4]
|
|
/* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
|
|
__HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
|
|
8000c68: 4b6a ldr r3, [pc, #424] @ (8000e14 <HAL_RCC_OscConfig+0x4d4>)
|
|
8000c6a: 685b ldr r3, [r3, #4]
|
|
8000c6c: f023 427f bic.w r2, r3, #4278190080 @ 0xff000000
|
|
8000c70: 687b ldr r3, [r7, #4]
|
|
8000c72: 69db ldr r3, [r3, #28]
|
|
8000c74: 061b lsls r3, r3, #24
|
|
8000c76: 4967 ldr r1, [pc, #412] @ (8000e14 <HAL_RCC_OscConfig+0x4d4>)
|
|
8000c78: 4313 orrs r3, r2
|
|
8000c7a: 604b str r3, [r1, #4]
|
|
8000c7c: e015 b.n 8000caa <HAL_RCC_OscConfig+0x36a>
|
|
|
|
}
|
|
else
|
|
{
|
|
/* Disable the Multi Speed oscillator (MSI). */
|
|
__HAL_RCC_MSI_DISABLE();
|
|
8000c7e: 4b69 ldr r3, [pc, #420] @ (8000e24 <HAL_RCC_OscConfig+0x4e4>)
|
|
8000c80: 2200 movs r2, #0
|
|
8000c82: 601a str r2, [r3, #0]
|
|
|
|
/* Get Start Tick */
|
|
tickstart = HAL_GetTick();
|
|
8000c84: f7ff fd6e bl 8000764 <HAL_GetTick>
|
|
8000c88: 6138 str r0, [r7, #16]
|
|
|
|
/* Wait till MSI is ready */
|
|
while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
|
|
8000c8a: e008 b.n 8000c9e <HAL_RCC_OscConfig+0x35e>
|
|
{
|
|
if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
|
|
8000c8c: f7ff fd6a bl 8000764 <HAL_GetTick>
|
|
8000c90: 4602 mov r2, r0
|
|
8000c92: 693b ldr r3, [r7, #16]
|
|
8000c94: 1ad3 subs r3, r2, r3
|
|
8000c96: 2b02 cmp r3, #2
|
|
8000c98: d901 bls.n 8000c9e <HAL_RCC_OscConfig+0x35e>
|
|
{
|
|
return HAL_TIMEOUT;
|
|
8000c9a: 2303 movs r3, #3
|
|
8000c9c: e177 b.n 8000f8e <HAL_RCC_OscConfig+0x64e>
|
|
while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
|
|
8000c9e: 4b5d ldr r3, [pc, #372] @ (8000e14 <HAL_RCC_OscConfig+0x4d4>)
|
|
8000ca0: 681b ldr r3, [r3, #0]
|
|
8000ca2: f403 7300 and.w r3, r3, #512 @ 0x200
|
|
8000ca6: 2b00 cmp r3, #0
|
|
8000ca8: d1f0 bne.n 8000c8c <HAL_RCC_OscConfig+0x34c>
|
|
}
|
|
}
|
|
}
|
|
}
|
|
/*------------------------------ LSI Configuration -------------------------*/
|
|
if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
|
|
8000caa: 687b ldr r3, [r7, #4]
|
|
8000cac: 681b ldr r3, [r3, #0]
|
|
8000cae: f003 0308 and.w r3, r3, #8
|
|
8000cb2: 2b00 cmp r3, #0
|
|
8000cb4: d030 beq.n 8000d18 <HAL_RCC_OscConfig+0x3d8>
|
|
{
|
|
/* Check the parameters */
|
|
assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
|
|
|
|
/* Check the LSI State */
|
|
if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
|
|
8000cb6: 687b ldr r3, [r7, #4]
|
|
8000cb8: 695b ldr r3, [r3, #20]
|
|
8000cba: 2b00 cmp r3, #0
|
|
8000cbc: d016 beq.n 8000cec <HAL_RCC_OscConfig+0x3ac>
|
|
{
|
|
/* Enable the Internal Low Speed oscillator (LSI). */
|
|
__HAL_RCC_LSI_ENABLE();
|
|
8000cbe: 4b5a ldr r3, [pc, #360] @ (8000e28 <HAL_RCC_OscConfig+0x4e8>)
|
|
8000cc0: 2201 movs r2, #1
|
|
8000cc2: 601a str r2, [r3, #0]
|
|
|
|
/* Get Start Tick */
|
|
tickstart = HAL_GetTick();
|
|
8000cc4: f7ff fd4e bl 8000764 <HAL_GetTick>
|
|
8000cc8: 6138 str r0, [r7, #16]
|
|
|
|
/* Wait till LSI is ready */
|
|
while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
|
|
8000cca: e008 b.n 8000cde <HAL_RCC_OscConfig+0x39e>
|
|
{
|
|
if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
|
|
8000ccc: f7ff fd4a bl 8000764 <HAL_GetTick>
|
|
8000cd0: 4602 mov r2, r0
|
|
8000cd2: 693b ldr r3, [r7, #16]
|
|
8000cd4: 1ad3 subs r3, r2, r3
|
|
8000cd6: 2b02 cmp r3, #2
|
|
8000cd8: d901 bls.n 8000cde <HAL_RCC_OscConfig+0x39e>
|
|
{
|
|
return HAL_TIMEOUT;
|
|
8000cda: 2303 movs r3, #3
|
|
8000cdc: e157 b.n 8000f8e <HAL_RCC_OscConfig+0x64e>
|
|
while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
|
|
8000cde: 4b4d ldr r3, [pc, #308] @ (8000e14 <HAL_RCC_OscConfig+0x4d4>)
|
|
8000ce0: 6b5b ldr r3, [r3, #52] @ 0x34
|
|
8000ce2: f003 0302 and.w r3, r3, #2
|
|
8000ce6: 2b00 cmp r3, #0
|
|
8000ce8: d0f0 beq.n 8000ccc <HAL_RCC_OscConfig+0x38c>
|
|
8000cea: e015 b.n 8000d18 <HAL_RCC_OscConfig+0x3d8>
|
|
}
|
|
}
|
|
else
|
|
{
|
|
/* Disable the Internal Low Speed oscillator (LSI). */
|
|
__HAL_RCC_LSI_DISABLE();
|
|
8000cec: 4b4e ldr r3, [pc, #312] @ (8000e28 <HAL_RCC_OscConfig+0x4e8>)
|
|
8000cee: 2200 movs r2, #0
|
|
8000cf0: 601a str r2, [r3, #0]
|
|
|
|
/* Get Start Tick */
|
|
tickstart = HAL_GetTick();
|
|
8000cf2: f7ff fd37 bl 8000764 <HAL_GetTick>
|
|
8000cf6: 6138 str r0, [r7, #16]
|
|
|
|
/* Wait till LSI is disabled */
|
|
while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
|
|
8000cf8: e008 b.n 8000d0c <HAL_RCC_OscConfig+0x3cc>
|
|
{
|
|
if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
|
|
8000cfa: f7ff fd33 bl 8000764 <HAL_GetTick>
|
|
8000cfe: 4602 mov r2, r0
|
|
8000d00: 693b ldr r3, [r7, #16]
|
|
8000d02: 1ad3 subs r3, r2, r3
|
|
8000d04: 2b02 cmp r3, #2
|
|
8000d06: d901 bls.n 8000d0c <HAL_RCC_OscConfig+0x3cc>
|
|
{
|
|
return HAL_TIMEOUT;
|
|
8000d08: 2303 movs r3, #3
|
|
8000d0a: e140 b.n 8000f8e <HAL_RCC_OscConfig+0x64e>
|
|
while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
|
|
8000d0c: 4b41 ldr r3, [pc, #260] @ (8000e14 <HAL_RCC_OscConfig+0x4d4>)
|
|
8000d0e: 6b5b ldr r3, [r3, #52] @ 0x34
|
|
8000d10: f003 0302 and.w r3, r3, #2
|
|
8000d14: 2b00 cmp r3, #0
|
|
8000d16: d1f0 bne.n 8000cfa <HAL_RCC_OscConfig+0x3ba>
|
|
}
|
|
}
|
|
}
|
|
}
|
|
/*------------------------------ LSE Configuration -------------------------*/
|
|
if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
|
|
8000d18: 687b ldr r3, [r7, #4]
|
|
8000d1a: 681b ldr r3, [r3, #0]
|
|
8000d1c: f003 0304 and.w r3, r3, #4
|
|
8000d20: 2b00 cmp r3, #0
|
|
8000d22: f000 80b5 beq.w 8000e90 <HAL_RCC_OscConfig+0x550>
|
|
{
|
|
FlagStatus pwrclkchanged = RESET;
|
|
8000d26: 2300 movs r3, #0
|
|
8000d28: 77fb strb r3, [r7, #31]
|
|
/* Check the parameters */
|
|
assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
|
|
|
|
/* Update LSE configuration in Backup Domain control register */
|
|
/* Requires to enable write access to Backup Domain of necessary */
|
|
if(__HAL_RCC_PWR_IS_CLK_DISABLED())
|
|
8000d2a: 4b3a ldr r3, [pc, #232] @ (8000e14 <HAL_RCC_OscConfig+0x4d4>)
|
|
8000d2c: 6a5b ldr r3, [r3, #36] @ 0x24
|
|
8000d2e: f003 5380 and.w r3, r3, #268435456 @ 0x10000000
|
|
8000d32: 2b00 cmp r3, #0
|
|
8000d34: d10d bne.n 8000d52 <HAL_RCC_OscConfig+0x412>
|
|
{
|
|
__HAL_RCC_PWR_CLK_ENABLE();
|
|
8000d36: 4b37 ldr r3, [pc, #220] @ (8000e14 <HAL_RCC_OscConfig+0x4d4>)
|
|
8000d38: 6a5b ldr r3, [r3, #36] @ 0x24
|
|
8000d3a: 4a36 ldr r2, [pc, #216] @ (8000e14 <HAL_RCC_OscConfig+0x4d4>)
|
|
8000d3c: f043 5380 orr.w r3, r3, #268435456 @ 0x10000000
|
|
8000d40: 6253 str r3, [r2, #36] @ 0x24
|
|
8000d42: 4b34 ldr r3, [pc, #208] @ (8000e14 <HAL_RCC_OscConfig+0x4d4>)
|
|
8000d44: 6a5b ldr r3, [r3, #36] @ 0x24
|
|
8000d46: f003 5380 and.w r3, r3, #268435456 @ 0x10000000
|
|
8000d4a: 60bb str r3, [r7, #8]
|
|
8000d4c: 68bb ldr r3, [r7, #8]
|
|
pwrclkchanged = SET;
|
|
8000d4e: 2301 movs r3, #1
|
|
8000d50: 77fb strb r3, [r7, #31]
|
|
}
|
|
|
|
if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
|
|
8000d52: 4b36 ldr r3, [pc, #216] @ (8000e2c <HAL_RCC_OscConfig+0x4ec>)
|
|
8000d54: 681b ldr r3, [r3, #0]
|
|
8000d56: f403 7380 and.w r3, r3, #256 @ 0x100
|
|
8000d5a: 2b00 cmp r3, #0
|
|
8000d5c: d118 bne.n 8000d90 <HAL_RCC_OscConfig+0x450>
|
|
{
|
|
/* Enable write access to Backup domain */
|
|
SET_BIT(PWR->CR, PWR_CR_DBP);
|
|
8000d5e: 4b33 ldr r3, [pc, #204] @ (8000e2c <HAL_RCC_OscConfig+0x4ec>)
|
|
8000d60: 681b ldr r3, [r3, #0]
|
|
8000d62: 4a32 ldr r2, [pc, #200] @ (8000e2c <HAL_RCC_OscConfig+0x4ec>)
|
|
8000d64: f443 7380 orr.w r3, r3, #256 @ 0x100
|
|
8000d68: 6013 str r3, [r2, #0]
|
|
|
|
/* Wait for Backup domain Write protection disable */
|
|
tickstart = HAL_GetTick();
|
|
8000d6a: f7ff fcfb bl 8000764 <HAL_GetTick>
|
|
8000d6e: 6138 str r0, [r7, #16]
|
|
|
|
while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
|
|
8000d70: e008 b.n 8000d84 <HAL_RCC_OscConfig+0x444>
|
|
{
|
|
if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
|
|
8000d72: f7ff fcf7 bl 8000764 <HAL_GetTick>
|
|
8000d76: 4602 mov r2, r0
|
|
8000d78: 693b ldr r3, [r7, #16]
|
|
8000d7a: 1ad3 subs r3, r2, r3
|
|
8000d7c: 2b64 cmp r3, #100 @ 0x64
|
|
8000d7e: d901 bls.n 8000d84 <HAL_RCC_OscConfig+0x444>
|
|
{
|
|
return HAL_TIMEOUT;
|
|
8000d80: 2303 movs r3, #3
|
|
8000d82: e104 b.n 8000f8e <HAL_RCC_OscConfig+0x64e>
|
|
while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
|
|
8000d84: 4b29 ldr r3, [pc, #164] @ (8000e2c <HAL_RCC_OscConfig+0x4ec>)
|
|
8000d86: 681b ldr r3, [r3, #0]
|
|
8000d88: f403 7380 and.w r3, r3, #256 @ 0x100
|
|
8000d8c: 2b00 cmp r3, #0
|
|
8000d8e: d0f0 beq.n 8000d72 <HAL_RCC_OscConfig+0x432>
|
|
}
|
|
}
|
|
}
|
|
|
|
/* Set the new LSE configuration -----------------------------------------*/
|
|
__HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
|
|
8000d90: 687b ldr r3, [r7, #4]
|
|
8000d92: 689b ldr r3, [r3, #8]
|
|
8000d94: 2b01 cmp r3, #1
|
|
8000d96: d106 bne.n 8000da6 <HAL_RCC_OscConfig+0x466>
|
|
8000d98: 4b1e ldr r3, [pc, #120] @ (8000e14 <HAL_RCC_OscConfig+0x4d4>)
|
|
8000d9a: 6b5b ldr r3, [r3, #52] @ 0x34
|
|
8000d9c: 4a1d ldr r2, [pc, #116] @ (8000e14 <HAL_RCC_OscConfig+0x4d4>)
|
|
8000d9e: f443 7380 orr.w r3, r3, #256 @ 0x100
|
|
8000da2: 6353 str r3, [r2, #52] @ 0x34
|
|
8000da4: e02d b.n 8000e02 <HAL_RCC_OscConfig+0x4c2>
|
|
8000da6: 687b ldr r3, [r7, #4]
|
|
8000da8: 689b ldr r3, [r3, #8]
|
|
8000daa: 2b00 cmp r3, #0
|
|
8000dac: d10c bne.n 8000dc8 <HAL_RCC_OscConfig+0x488>
|
|
8000dae: 4b19 ldr r3, [pc, #100] @ (8000e14 <HAL_RCC_OscConfig+0x4d4>)
|
|
8000db0: 6b5b ldr r3, [r3, #52] @ 0x34
|
|
8000db2: 4a18 ldr r2, [pc, #96] @ (8000e14 <HAL_RCC_OscConfig+0x4d4>)
|
|
8000db4: f423 7380 bic.w r3, r3, #256 @ 0x100
|
|
8000db8: 6353 str r3, [r2, #52] @ 0x34
|
|
8000dba: 4b16 ldr r3, [pc, #88] @ (8000e14 <HAL_RCC_OscConfig+0x4d4>)
|
|
8000dbc: 6b5b ldr r3, [r3, #52] @ 0x34
|
|
8000dbe: 4a15 ldr r2, [pc, #84] @ (8000e14 <HAL_RCC_OscConfig+0x4d4>)
|
|
8000dc0: f423 6380 bic.w r3, r3, #1024 @ 0x400
|
|
8000dc4: 6353 str r3, [r2, #52] @ 0x34
|
|
8000dc6: e01c b.n 8000e02 <HAL_RCC_OscConfig+0x4c2>
|
|
8000dc8: 687b ldr r3, [r7, #4]
|
|
8000dca: 689b ldr r3, [r3, #8]
|
|
8000dcc: 2b05 cmp r3, #5
|
|
8000dce: d10c bne.n 8000dea <HAL_RCC_OscConfig+0x4aa>
|
|
8000dd0: 4b10 ldr r3, [pc, #64] @ (8000e14 <HAL_RCC_OscConfig+0x4d4>)
|
|
8000dd2: 6b5b ldr r3, [r3, #52] @ 0x34
|
|
8000dd4: 4a0f ldr r2, [pc, #60] @ (8000e14 <HAL_RCC_OscConfig+0x4d4>)
|
|
8000dd6: f443 6380 orr.w r3, r3, #1024 @ 0x400
|
|
8000dda: 6353 str r3, [r2, #52] @ 0x34
|
|
8000ddc: 4b0d ldr r3, [pc, #52] @ (8000e14 <HAL_RCC_OscConfig+0x4d4>)
|
|
8000dde: 6b5b ldr r3, [r3, #52] @ 0x34
|
|
8000de0: 4a0c ldr r2, [pc, #48] @ (8000e14 <HAL_RCC_OscConfig+0x4d4>)
|
|
8000de2: f443 7380 orr.w r3, r3, #256 @ 0x100
|
|
8000de6: 6353 str r3, [r2, #52] @ 0x34
|
|
8000de8: e00b b.n 8000e02 <HAL_RCC_OscConfig+0x4c2>
|
|
8000dea: 4b0a ldr r3, [pc, #40] @ (8000e14 <HAL_RCC_OscConfig+0x4d4>)
|
|
8000dec: 6b5b ldr r3, [r3, #52] @ 0x34
|
|
8000dee: 4a09 ldr r2, [pc, #36] @ (8000e14 <HAL_RCC_OscConfig+0x4d4>)
|
|
8000df0: f423 7380 bic.w r3, r3, #256 @ 0x100
|
|
8000df4: 6353 str r3, [r2, #52] @ 0x34
|
|
8000df6: 4b07 ldr r3, [pc, #28] @ (8000e14 <HAL_RCC_OscConfig+0x4d4>)
|
|
8000df8: 6b5b ldr r3, [r3, #52] @ 0x34
|
|
8000dfa: 4a06 ldr r2, [pc, #24] @ (8000e14 <HAL_RCC_OscConfig+0x4d4>)
|
|
8000dfc: f423 6380 bic.w r3, r3, #1024 @ 0x400
|
|
8000e00: 6353 str r3, [r2, #52] @ 0x34
|
|
/* Check the LSE State */
|
|
if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
|
|
8000e02: 687b ldr r3, [r7, #4]
|
|
8000e04: 689b ldr r3, [r3, #8]
|
|
8000e06: 2b00 cmp r3, #0
|
|
8000e08: d024 beq.n 8000e54 <HAL_RCC_OscConfig+0x514>
|
|
{
|
|
/* Get Start Tick */
|
|
tickstart = HAL_GetTick();
|
|
8000e0a: f7ff fcab bl 8000764 <HAL_GetTick>
|
|
8000e0e: 6138 str r0, [r7, #16]
|
|
|
|
/* Wait till LSE is ready */
|
|
while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
|
|
8000e10: e019 b.n 8000e46 <HAL_RCC_OscConfig+0x506>
|
|
8000e12: bf00 nop
|
|
8000e14: 40023800 .word 0x40023800
|
|
8000e18: 080014c0 .word 0x080014c0
|
|
8000e1c: 20000004 .word 0x20000004
|
|
8000e20: 20000008 .word 0x20000008
|
|
8000e24: 42470020 .word 0x42470020
|
|
8000e28: 42470680 .word 0x42470680
|
|
8000e2c: 40007000 .word 0x40007000
|
|
{
|
|
if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
|
|
8000e30: f7ff fc98 bl 8000764 <HAL_GetTick>
|
|
8000e34: 4602 mov r2, r0
|
|
8000e36: 693b ldr r3, [r7, #16]
|
|
8000e38: 1ad3 subs r3, r2, r3
|
|
8000e3a: f241 3288 movw r2, #5000 @ 0x1388
|
|
8000e3e: 4293 cmp r3, r2
|
|
8000e40: d901 bls.n 8000e46 <HAL_RCC_OscConfig+0x506>
|
|
{
|
|
return HAL_TIMEOUT;
|
|
8000e42: 2303 movs r3, #3
|
|
8000e44: e0a3 b.n 8000f8e <HAL_RCC_OscConfig+0x64e>
|
|
while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
|
|
8000e46: 4b54 ldr r3, [pc, #336] @ (8000f98 <HAL_RCC_OscConfig+0x658>)
|
|
8000e48: 6b5b ldr r3, [r3, #52] @ 0x34
|
|
8000e4a: f403 7300 and.w r3, r3, #512 @ 0x200
|
|
8000e4e: 2b00 cmp r3, #0
|
|
8000e50: d0ee beq.n 8000e30 <HAL_RCC_OscConfig+0x4f0>
|
|
8000e52: e014 b.n 8000e7e <HAL_RCC_OscConfig+0x53e>
|
|
}
|
|
}
|
|
else
|
|
{
|
|
/* Get Start Tick */
|
|
tickstart = HAL_GetTick();
|
|
8000e54: f7ff fc86 bl 8000764 <HAL_GetTick>
|
|
8000e58: 6138 str r0, [r7, #16]
|
|
|
|
/* Wait till LSE is disabled */
|
|
while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
|
|
8000e5a: e00a b.n 8000e72 <HAL_RCC_OscConfig+0x532>
|
|
{
|
|
if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
|
|
8000e5c: f7ff fc82 bl 8000764 <HAL_GetTick>
|
|
8000e60: 4602 mov r2, r0
|
|
8000e62: 693b ldr r3, [r7, #16]
|
|
8000e64: 1ad3 subs r3, r2, r3
|
|
8000e66: f241 3288 movw r2, #5000 @ 0x1388
|
|
8000e6a: 4293 cmp r3, r2
|
|
8000e6c: d901 bls.n 8000e72 <HAL_RCC_OscConfig+0x532>
|
|
{
|
|
return HAL_TIMEOUT;
|
|
8000e6e: 2303 movs r3, #3
|
|
8000e70: e08d b.n 8000f8e <HAL_RCC_OscConfig+0x64e>
|
|
while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
|
|
8000e72: 4b49 ldr r3, [pc, #292] @ (8000f98 <HAL_RCC_OscConfig+0x658>)
|
|
8000e74: 6b5b ldr r3, [r3, #52] @ 0x34
|
|
8000e76: f403 7300 and.w r3, r3, #512 @ 0x200
|
|
8000e7a: 2b00 cmp r3, #0
|
|
8000e7c: d1ee bne.n 8000e5c <HAL_RCC_OscConfig+0x51c>
|
|
}
|
|
}
|
|
}
|
|
|
|
/* Require to disable power clock if necessary */
|
|
if(pwrclkchanged == SET)
|
|
8000e7e: 7ffb ldrb r3, [r7, #31]
|
|
8000e80: 2b01 cmp r3, #1
|
|
8000e82: d105 bne.n 8000e90 <HAL_RCC_OscConfig+0x550>
|
|
{
|
|
__HAL_RCC_PWR_CLK_DISABLE();
|
|
8000e84: 4b44 ldr r3, [pc, #272] @ (8000f98 <HAL_RCC_OscConfig+0x658>)
|
|
8000e86: 6a5b ldr r3, [r3, #36] @ 0x24
|
|
8000e88: 4a43 ldr r2, [pc, #268] @ (8000f98 <HAL_RCC_OscConfig+0x658>)
|
|
8000e8a: f023 5380 bic.w r3, r3, #268435456 @ 0x10000000
|
|
8000e8e: 6253 str r3, [r2, #36] @ 0x24
|
|
}
|
|
|
|
/*-------------------------------- PLL Configuration -----------------------*/
|
|
/* Check the parameters */
|
|
assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
|
|
if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
|
|
8000e90: 687b ldr r3, [r7, #4]
|
|
8000e92: 6a5b ldr r3, [r3, #36] @ 0x24
|
|
8000e94: 2b00 cmp r3, #0
|
|
8000e96: d079 beq.n 8000f8c <HAL_RCC_OscConfig+0x64c>
|
|
{
|
|
/* Check if the PLL is used as system clock or not */
|
|
if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
|
|
8000e98: 69bb ldr r3, [r7, #24]
|
|
8000e9a: 2b0c cmp r3, #12
|
|
8000e9c: d056 beq.n 8000f4c <HAL_RCC_OscConfig+0x60c>
|
|
{
|
|
if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
|
|
8000e9e: 687b ldr r3, [r7, #4]
|
|
8000ea0: 6a5b ldr r3, [r3, #36] @ 0x24
|
|
8000ea2: 2b02 cmp r3, #2
|
|
8000ea4: d13b bne.n 8000f1e <HAL_RCC_OscConfig+0x5de>
|
|
assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
|
|
assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
|
|
assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));
|
|
|
|
/* Disable the main PLL. */
|
|
__HAL_RCC_PLL_DISABLE();
|
|
8000ea6: 4b3d ldr r3, [pc, #244] @ (8000f9c <HAL_RCC_OscConfig+0x65c>)
|
|
8000ea8: 2200 movs r2, #0
|
|
8000eaa: 601a str r2, [r3, #0]
|
|
|
|
/* Get Start Tick */
|
|
tickstart = HAL_GetTick();
|
|
8000eac: f7ff fc5a bl 8000764 <HAL_GetTick>
|
|
8000eb0: 6138 str r0, [r7, #16]
|
|
|
|
/* Wait till PLL is disabled */
|
|
while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
|
|
8000eb2: e008 b.n 8000ec6 <HAL_RCC_OscConfig+0x586>
|
|
{
|
|
if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
|
|
8000eb4: f7ff fc56 bl 8000764 <HAL_GetTick>
|
|
8000eb8: 4602 mov r2, r0
|
|
8000eba: 693b ldr r3, [r7, #16]
|
|
8000ebc: 1ad3 subs r3, r2, r3
|
|
8000ebe: 2b02 cmp r3, #2
|
|
8000ec0: d901 bls.n 8000ec6 <HAL_RCC_OscConfig+0x586>
|
|
{
|
|
return HAL_TIMEOUT;
|
|
8000ec2: 2303 movs r3, #3
|
|
8000ec4: e063 b.n 8000f8e <HAL_RCC_OscConfig+0x64e>
|
|
while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
|
|
8000ec6: 4b34 ldr r3, [pc, #208] @ (8000f98 <HAL_RCC_OscConfig+0x658>)
|
|
8000ec8: 681b ldr r3, [r3, #0]
|
|
8000eca: f003 7300 and.w r3, r3, #33554432 @ 0x2000000
|
|
8000ece: 2b00 cmp r3, #0
|
|
8000ed0: d1f0 bne.n 8000eb4 <HAL_RCC_OscConfig+0x574>
|
|
}
|
|
}
|
|
|
|
/* Configure the main PLL clock source, multiplication and division factors. */
|
|
__HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
|
|
8000ed2: 4b31 ldr r3, [pc, #196] @ (8000f98 <HAL_RCC_OscConfig+0x658>)
|
|
8000ed4: 689b ldr r3, [r3, #8]
|
|
8000ed6: f423 027d bic.w r2, r3, #16580608 @ 0xfd0000
|
|
8000eda: 687b ldr r3, [r7, #4]
|
|
8000edc: 6a99 ldr r1, [r3, #40] @ 0x28
|
|
8000ede: 687b ldr r3, [r7, #4]
|
|
8000ee0: 6adb ldr r3, [r3, #44] @ 0x2c
|
|
8000ee2: 4319 orrs r1, r3
|
|
8000ee4: 687b ldr r3, [r7, #4]
|
|
8000ee6: 6b1b ldr r3, [r3, #48] @ 0x30
|
|
8000ee8: 430b orrs r3, r1
|
|
8000eea: 492b ldr r1, [pc, #172] @ (8000f98 <HAL_RCC_OscConfig+0x658>)
|
|
8000eec: 4313 orrs r3, r2
|
|
8000eee: 608b str r3, [r1, #8]
|
|
RCC_OscInitStruct->PLL.PLLMUL,
|
|
RCC_OscInitStruct->PLL.PLLDIV);
|
|
/* Enable the main PLL. */
|
|
__HAL_RCC_PLL_ENABLE();
|
|
8000ef0: 4b2a ldr r3, [pc, #168] @ (8000f9c <HAL_RCC_OscConfig+0x65c>)
|
|
8000ef2: 2201 movs r2, #1
|
|
8000ef4: 601a str r2, [r3, #0]
|
|
|
|
/* Get Start Tick */
|
|
tickstart = HAL_GetTick();
|
|
8000ef6: f7ff fc35 bl 8000764 <HAL_GetTick>
|
|
8000efa: 6138 str r0, [r7, #16]
|
|
|
|
/* Wait till PLL is ready */
|
|
while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
|
|
8000efc: e008 b.n 8000f10 <HAL_RCC_OscConfig+0x5d0>
|
|
{
|
|
if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
|
|
8000efe: f7ff fc31 bl 8000764 <HAL_GetTick>
|
|
8000f02: 4602 mov r2, r0
|
|
8000f04: 693b ldr r3, [r7, #16]
|
|
8000f06: 1ad3 subs r3, r2, r3
|
|
8000f08: 2b02 cmp r3, #2
|
|
8000f0a: d901 bls.n 8000f10 <HAL_RCC_OscConfig+0x5d0>
|
|
{
|
|
return HAL_TIMEOUT;
|
|
8000f0c: 2303 movs r3, #3
|
|
8000f0e: e03e b.n 8000f8e <HAL_RCC_OscConfig+0x64e>
|
|
while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
|
|
8000f10: 4b21 ldr r3, [pc, #132] @ (8000f98 <HAL_RCC_OscConfig+0x658>)
|
|
8000f12: 681b ldr r3, [r3, #0]
|
|
8000f14: f003 7300 and.w r3, r3, #33554432 @ 0x2000000
|
|
8000f18: 2b00 cmp r3, #0
|
|
8000f1a: d0f0 beq.n 8000efe <HAL_RCC_OscConfig+0x5be>
|
|
8000f1c: e036 b.n 8000f8c <HAL_RCC_OscConfig+0x64c>
|
|
}
|
|
}
|
|
else
|
|
{
|
|
/* Disable the main PLL. */
|
|
__HAL_RCC_PLL_DISABLE();
|
|
8000f1e: 4b1f ldr r3, [pc, #124] @ (8000f9c <HAL_RCC_OscConfig+0x65c>)
|
|
8000f20: 2200 movs r2, #0
|
|
8000f22: 601a str r2, [r3, #0]
|
|
|
|
/* Get Start Tick */
|
|
tickstart = HAL_GetTick();
|
|
8000f24: f7ff fc1e bl 8000764 <HAL_GetTick>
|
|
8000f28: 6138 str r0, [r7, #16]
|
|
|
|
/* Wait till PLL is disabled */
|
|
while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
|
|
8000f2a: e008 b.n 8000f3e <HAL_RCC_OscConfig+0x5fe>
|
|
{
|
|
if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
|
|
8000f2c: f7ff fc1a bl 8000764 <HAL_GetTick>
|
|
8000f30: 4602 mov r2, r0
|
|
8000f32: 693b ldr r3, [r7, #16]
|
|
8000f34: 1ad3 subs r3, r2, r3
|
|
8000f36: 2b02 cmp r3, #2
|
|
8000f38: d901 bls.n 8000f3e <HAL_RCC_OscConfig+0x5fe>
|
|
{
|
|
return HAL_TIMEOUT;
|
|
8000f3a: 2303 movs r3, #3
|
|
8000f3c: e027 b.n 8000f8e <HAL_RCC_OscConfig+0x64e>
|
|
while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
|
|
8000f3e: 4b16 ldr r3, [pc, #88] @ (8000f98 <HAL_RCC_OscConfig+0x658>)
|
|
8000f40: 681b ldr r3, [r3, #0]
|
|
8000f42: f003 7300 and.w r3, r3, #33554432 @ 0x2000000
|
|
8000f46: 2b00 cmp r3, #0
|
|
8000f48: d1f0 bne.n 8000f2c <HAL_RCC_OscConfig+0x5ec>
|
|
8000f4a: e01f b.n 8000f8c <HAL_RCC_OscConfig+0x64c>
|
|
}
|
|
}
|
|
else
|
|
{
|
|
/* Check if there is a request to disable the PLL used as System clock source */
|
|
if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
|
|
8000f4c: 687b ldr r3, [r7, #4]
|
|
8000f4e: 6a5b ldr r3, [r3, #36] @ 0x24
|
|
8000f50: 2b01 cmp r3, #1
|
|
8000f52: d101 bne.n 8000f58 <HAL_RCC_OscConfig+0x618>
|
|
{
|
|
return HAL_ERROR;
|
|
8000f54: 2301 movs r3, #1
|
|
8000f56: e01a b.n 8000f8e <HAL_RCC_OscConfig+0x64e>
|
|
}
|
|
else
|
|
{
|
|
/* Do not return HAL_ERROR if request repeats the current configuration */
|
|
pll_config = RCC->CFGR;
|
|
8000f58: 4b0f ldr r3, [pc, #60] @ (8000f98 <HAL_RCC_OscConfig+0x658>)
|
|
8000f5a: 689b ldr r3, [r3, #8]
|
|
8000f5c: 617b str r3, [r7, #20]
|
|
if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
|
|
8000f5e: 697b ldr r3, [r7, #20]
|
|
8000f60: f403 3280 and.w r2, r3, #65536 @ 0x10000
|
|
8000f64: 687b ldr r3, [r7, #4]
|
|
8000f66: 6a9b ldr r3, [r3, #40] @ 0x28
|
|
8000f68: 429a cmp r2, r3
|
|
8000f6a: d10d bne.n 8000f88 <HAL_RCC_OscConfig+0x648>
|
|
(READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
|
|
8000f6c: 697b ldr r3, [r7, #20]
|
|
8000f6e: f403 1270 and.w r2, r3, #3932160 @ 0x3c0000
|
|
8000f72: 687b ldr r3, [r7, #4]
|
|
8000f74: 6adb ldr r3, [r3, #44] @ 0x2c
|
|
if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
|
|
8000f76: 429a cmp r2, r3
|
|
8000f78: d106 bne.n 8000f88 <HAL_RCC_OscConfig+0x648>
|
|
(READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
|
|
8000f7a: 697b ldr r3, [r7, #20]
|
|
8000f7c: f403 0240 and.w r2, r3, #12582912 @ 0xc00000
|
|
8000f80: 687b ldr r3, [r7, #4]
|
|
8000f82: 6b1b ldr r3, [r3, #48] @ 0x30
|
|
(READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
|
|
8000f84: 429a cmp r2, r3
|
|
8000f86: d001 beq.n 8000f8c <HAL_RCC_OscConfig+0x64c>
|
|
{
|
|
return HAL_ERROR;
|
|
8000f88: 2301 movs r3, #1
|
|
8000f8a: e000 b.n 8000f8e <HAL_RCC_OscConfig+0x64e>
|
|
}
|
|
}
|
|
}
|
|
}
|
|
|
|
return HAL_OK;
|
|
8000f8c: 2300 movs r3, #0
|
|
}
|
|
8000f8e: 4618 mov r0, r3
|
|
8000f90: 3720 adds r7, #32
|
|
8000f92: 46bd mov sp, r7
|
|
8000f94: bd80 pop {r7, pc}
|
|
8000f96: bf00 nop
|
|
8000f98: 40023800 .word 0x40023800
|
|
8000f9c: 42470060 .word 0x42470060
|
|
|
|
08000fa0 <HAL_RCC_ClockConfig>:
|
|
* HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
|
|
* (for more details refer to section above "Initialization/de-initialization functions")
|
|
* @retval HAL status
|
|
*/
|
|
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef *RCC_ClkInitStruct, uint32_t FLatency)
|
|
{
|
|
8000fa0: b580 push {r7, lr}
|
|
8000fa2: b084 sub sp, #16
|
|
8000fa4: af00 add r7, sp, #0
|
|
8000fa6: 6078 str r0, [r7, #4]
|
|
8000fa8: 6039 str r1, [r7, #0]
|
|
uint32_t tickstart;
|
|
HAL_StatusTypeDef status;
|
|
|
|
/* Check the parameters */
|
|
if(RCC_ClkInitStruct == NULL)
|
|
8000faa: 687b ldr r3, [r7, #4]
|
|
8000fac: 2b00 cmp r3, #0
|
|
8000fae: d101 bne.n 8000fb4 <HAL_RCC_ClockConfig+0x14>
|
|
{
|
|
return HAL_ERROR;
|
|
8000fb0: 2301 movs r3, #1
|
|
8000fb2: e11a b.n 80011ea <HAL_RCC_ClockConfig+0x24a>
|
|
/* To correctly read data from FLASH memory, the number of wait states (LATENCY)
|
|
must be correctly programmed according to the frequency of the CPU clock
|
|
(HCLK) and the supply voltage of the device. */
|
|
|
|
/* Increasing the number of wait states because of higher CPU frequency */
|
|
if(FLatency > __HAL_FLASH_GET_LATENCY())
|
|
8000fb4: 4b8f ldr r3, [pc, #572] @ (80011f4 <HAL_RCC_ClockConfig+0x254>)
|
|
8000fb6: 681b ldr r3, [r3, #0]
|
|
8000fb8: f003 0301 and.w r3, r3, #1
|
|
8000fbc: 683a ldr r2, [r7, #0]
|
|
8000fbe: 429a cmp r2, r3
|
|
8000fc0: d919 bls.n 8000ff6 <HAL_RCC_ClockConfig+0x56>
|
|
{
|
|
/* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
|
|
__HAL_FLASH_SET_LATENCY(FLatency);
|
|
8000fc2: 683b ldr r3, [r7, #0]
|
|
8000fc4: 2b01 cmp r3, #1
|
|
8000fc6: d105 bne.n 8000fd4 <HAL_RCC_ClockConfig+0x34>
|
|
8000fc8: 4b8a ldr r3, [pc, #552] @ (80011f4 <HAL_RCC_ClockConfig+0x254>)
|
|
8000fca: 681b ldr r3, [r3, #0]
|
|
8000fcc: 4a89 ldr r2, [pc, #548] @ (80011f4 <HAL_RCC_ClockConfig+0x254>)
|
|
8000fce: f043 0304 orr.w r3, r3, #4
|
|
8000fd2: 6013 str r3, [r2, #0]
|
|
8000fd4: 4b87 ldr r3, [pc, #540] @ (80011f4 <HAL_RCC_ClockConfig+0x254>)
|
|
8000fd6: 681b ldr r3, [r3, #0]
|
|
8000fd8: f023 0201 bic.w r2, r3, #1
|
|
8000fdc: 4985 ldr r1, [pc, #532] @ (80011f4 <HAL_RCC_ClockConfig+0x254>)
|
|
8000fde: 683b ldr r3, [r7, #0]
|
|
8000fe0: 4313 orrs r3, r2
|
|
8000fe2: 600b str r3, [r1, #0]
|
|
|
|
/* Check that the new number of wait states is taken into account to access the Flash
|
|
memory by reading the FLASH_ACR register */
|
|
if(__HAL_FLASH_GET_LATENCY() != FLatency)
|
|
8000fe4: 4b83 ldr r3, [pc, #524] @ (80011f4 <HAL_RCC_ClockConfig+0x254>)
|
|
8000fe6: 681b ldr r3, [r3, #0]
|
|
8000fe8: f003 0301 and.w r3, r3, #1
|
|
8000fec: 683a ldr r2, [r7, #0]
|
|
8000fee: 429a cmp r2, r3
|
|
8000ff0: d001 beq.n 8000ff6 <HAL_RCC_ClockConfig+0x56>
|
|
{
|
|
return HAL_ERROR;
|
|
8000ff2: 2301 movs r3, #1
|
|
8000ff4: e0f9 b.n 80011ea <HAL_RCC_ClockConfig+0x24a>
|
|
}
|
|
}
|
|
|
|
/*-------------------------- HCLK Configuration --------------------------*/
|
|
if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
|
|
8000ff6: 687b ldr r3, [r7, #4]
|
|
8000ff8: 681b ldr r3, [r3, #0]
|
|
8000ffa: f003 0302 and.w r3, r3, #2
|
|
8000ffe: 2b00 cmp r3, #0
|
|
8001000: d008 beq.n 8001014 <HAL_RCC_ClockConfig+0x74>
|
|
{
|
|
assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
|
|
MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
|
|
8001002: 4b7d ldr r3, [pc, #500] @ (80011f8 <HAL_RCC_ClockConfig+0x258>)
|
|
8001004: 689b ldr r3, [r3, #8]
|
|
8001006: f023 02f0 bic.w r2, r3, #240 @ 0xf0
|
|
800100a: 687b ldr r3, [r7, #4]
|
|
800100c: 689b ldr r3, [r3, #8]
|
|
800100e: 497a ldr r1, [pc, #488] @ (80011f8 <HAL_RCC_ClockConfig+0x258>)
|
|
8001010: 4313 orrs r3, r2
|
|
8001012: 608b str r3, [r1, #8]
|
|
}
|
|
|
|
/*------------------------- SYSCLK Configuration ---------------------------*/
|
|
if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
|
|
8001014: 687b ldr r3, [r7, #4]
|
|
8001016: 681b ldr r3, [r3, #0]
|
|
8001018: f003 0301 and.w r3, r3, #1
|
|
800101c: 2b00 cmp r3, #0
|
|
800101e: f000 808e beq.w 800113e <HAL_RCC_ClockConfig+0x19e>
|
|
{
|
|
assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
|
|
|
|
/* HSE is selected as System Clock Source */
|
|
if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
|
|
8001022: 687b ldr r3, [r7, #4]
|
|
8001024: 685b ldr r3, [r3, #4]
|
|
8001026: 2b02 cmp r3, #2
|
|
8001028: d107 bne.n 800103a <HAL_RCC_ClockConfig+0x9a>
|
|
{
|
|
/* Check the HSE ready flag */
|
|
if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
|
|
800102a: 4b73 ldr r3, [pc, #460] @ (80011f8 <HAL_RCC_ClockConfig+0x258>)
|
|
800102c: 681b ldr r3, [r3, #0]
|
|
800102e: f403 3300 and.w r3, r3, #131072 @ 0x20000
|
|
8001032: 2b00 cmp r3, #0
|
|
8001034: d121 bne.n 800107a <HAL_RCC_ClockConfig+0xda>
|
|
{
|
|
return HAL_ERROR;
|
|
8001036: 2301 movs r3, #1
|
|
8001038: e0d7 b.n 80011ea <HAL_RCC_ClockConfig+0x24a>
|
|
}
|
|
}
|
|
/* PLL is selected as System Clock Source */
|
|
else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
|
|
800103a: 687b ldr r3, [r7, #4]
|
|
800103c: 685b ldr r3, [r3, #4]
|
|
800103e: 2b03 cmp r3, #3
|
|
8001040: d107 bne.n 8001052 <HAL_RCC_ClockConfig+0xb2>
|
|
{
|
|
/* Check the PLL ready flag */
|
|
if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
|
|
8001042: 4b6d ldr r3, [pc, #436] @ (80011f8 <HAL_RCC_ClockConfig+0x258>)
|
|
8001044: 681b ldr r3, [r3, #0]
|
|
8001046: f003 7300 and.w r3, r3, #33554432 @ 0x2000000
|
|
800104a: 2b00 cmp r3, #0
|
|
800104c: d115 bne.n 800107a <HAL_RCC_ClockConfig+0xda>
|
|
{
|
|
return HAL_ERROR;
|
|
800104e: 2301 movs r3, #1
|
|
8001050: e0cb b.n 80011ea <HAL_RCC_ClockConfig+0x24a>
|
|
}
|
|
}
|
|
/* HSI is selected as System Clock Source */
|
|
else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
|
|
8001052: 687b ldr r3, [r7, #4]
|
|
8001054: 685b ldr r3, [r3, #4]
|
|
8001056: 2b01 cmp r3, #1
|
|
8001058: d107 bne.n 800106a <HAL_RCC_ClockConfig+0xca>
|
|
{
|
|
/* Check the HSI ready flag */
|
|
if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
|
|
800105a: 4b67 ldr r3, [pc, #412] @ (80011f8 <HAL_RCC_ClockConfig+0x258>)
|
|
800105c: 681b ldr r3, [r3, #0]
|
|
800105e: f003 0302 and.w r3, r3, #2
|
|
8001062: 2b00 cmp r3, #0
|
|
8001064: d109 bne.n 800107a <HAL_RCC_ClockConfig+0xda>
|
|
{
|
|
return HAL_ERROR;
|
|
8001066: 2301 movs r3, #1
|
|
8001068: e0bf b.n 80011ea <HAL_RCC_ClockConfig+0x24a>
|
|
}
|
|
/* MSI is selected as System Clock Source */
|
|
else
|
|
{
|
|
/* Check the MSI ready flag */
|
|
if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
|
|
800106a: 4b63 ldr r3, [pc, #396] @ (80011f8 <HAL_RCC_ClockConfig+0x258>)
|
|
800106c: 681b ldr r3, [r3, #0]
|
|
800106e: f403 7300 and.w r3, r3, #512 @ 0x200
|
|
8001072: 2b00 cmp r3, #0
|
|
8001074: d101 bne.n 800107a <HAL_RCC_ClockConfig+0xda>
|
|
{
|
|
return HAL_ERROR;
|
|
8001076: 2301 movs r3, #1
|
|
8001078: e0b7 b.n 80011ea <HAL_RCC_ClockConfig+0x24a>
|
|
}
|
|
}
|
|
__HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
|
|
800107a: 4b5f ldr r3, [pc, #380] @ (80011f8 <HAL_RCC_ClockConfig+0x258>)
|
|
800107c: 689b ldr r3, [r3, #8]
|
|
800107e: f023 0203 bic.w r2, r3, #3
|
|
8001082: 687b ldr r3, [r7, #4]
|
|
8001084: 685b ldr r3, [r3, #4]
|
|
8001086: 495c ldr r1, [pc, #368] @ (80011f8 <HAL_RCC_ClockConfig+0x258>)
|
|
8001088: 4313 orrs r3, r2
|
|
800108a: 608b str r3, [r1, #8]
|
|
|
|
/* Get Start Tick */
|
|
tickstart = HAL_GetTick();
|
|
800108c: f7ff fb6a bl 8000764 <HAL_GetTick>
|
|
8001090: 60f8 str r0, [r7, #12]
|
|
|
|
if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
|
|
8001092: 687b ldr r3, [r7, #4]
|
|
8001094: 685b ldr r3, [r3, #4]
|
|
8001096: 2b02 cmp r3, #2
|
|
8001098: d112 bne.n 80010c0 <HAL_RCC_ClockConfig+0x120>
|
|
{
|
|
while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
|
|
800109a: e00a b.n 80010b2 <HAL_RCC_ClockConfig+0x112>
|
|
{
|
|
if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
|
|
800109c: f7ff fb62 bl 8000764 <HAL_GetTick>
|
|
80010a0: 4602 mov r2, r0
|
|
80010a2: 68fb ldr r3, [r7, #12]
|
|
80010a4: 1ad3 subs r3, r2, r3
|
|
80010a6: f241 3288 movw r2, #5000 @ 0x1388
|
|
80010aa: 4293 cmp r3, r2
|
|
80010ac: d901 bls.n 80010b2 <HAL_RCC_ClockConfig+0x112>
|
|
{
|
|
return HAL_TIMEOUT;
|
|
80010ae: 2303 movs r3, #3
|
|
80010b0: e09b b.n 80011ea <HAL_RCC_ClockConfig+0x24a>
|
|
while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
|
|
80010b2: 4b51 ldr r3, [pc, #324] @ (80011f8 <HAL_RCC_ClockConfig+0x258>)
|
|
80010b4: 689b ldr r3, [r3, #8]
|
|
80010b6: f003 030c and.w r3, r3, #12
|
|
80010ba: 2b08 cmp r3, #8
|
|
80010bc: d1ee bne.n 800109c <HAL_RCC_ClockConfig+0xfc>
|
|
80010be: e03e b.n 800113e <HAL_RCC_ClockConfig+0x19e>
|
|
}
|
|
}
|
|
}
|
|
else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
|
|
80010c0: 687b ldr r3, [r7, #4]
|
|
80010c2: 685b ldr r3, [r3, #4]
|
|
80010c4: 2b03 cmp r3, #3
|
|
80010c6: d112 bne.n 80010ee <HAL_RCC_ClockConfig+0x14e>
|
|
{
|
|
while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
|
|
80010c8: e00a b.n 80010e0 <HAL_RCC_ClockConfig+0x140>
|
|
{
|
|
if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
|
|
80010ca: f7ff fb4b bl 8000764 <HAL_GetTick>
|
|
80010ce: 4602 mov r2, r0
|
|
80010d0: 68fb ldr r3, [r7, #12]
|
|
80010d2: 1ad3 subs r3, r2, r3
|
|
80010d4: f241 3288 movw r2, #5000 @ 0x1388
|
|
80010d8: 4293 cmp r3, r2
|
|
80010da: d901 bls.n 80010e0 <HAL_RCC_ClockConfig+0x140>
|
|
{
|
|
return HAL_TIMEOUT;
|
|
80010dc: 2303 movs r3, #3
|
|
80010de: e084 b.n 80011ea <HAL_RCC_ClockConfig+0x24a>
|
|
while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
|
|
80010e0: 4b45 ldr r3, [pc, #276] @ (80011f8 <HAL_RCC_ClockConfig+0x258>)
|
|
80010e2: 689b ldr r3, [r3, #8]
|
|
80010e4: f003 030c and.w r3, r3, #12
|
|
80010e8: 2b0c cmp r3, #12
|
|
80010ea: d1ee bne.n 80010ca <HAL_RCC_ClockConfig+0x12a>
|
|
80010ec: e027 b.n 800113e <HAL_RCC_ClockConfig+0x19e>
|
|
}
|
|
}
|
|
}
|
|
else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
|
|
80010ee: 687b ldr r3, [r7, #4]
|
|
80010f0: 685b ldr r3, [r3, #4]
|
|
80010f2: 2b01 cmp r3, #1
|
|
80010f4: d11d bne.n 8001132 <HAL_RCC_ClockConfig+0x192>
|
|
{
|
|
while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
|
|
80010f6: e00a b.n 800110e <HAL_RCC_ClockConfig+0x16e>
|
|
{
|
|
if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
|
|
80010f8: f7ff fb34 bl 8000764 <HAL_GetTick>
|
|
80010fc: 4602 mov r2, r0
|
|
80010fe: 68fb ldr r3, [r7, #12]
|
|
8001100: 1ad3 subs r3, r2, r3
|
|
8001102: f241 3288 movw r2, #5000 @ 0x1388
|
|
8001106: 4293 cmp r3, r2
|
|
8001108: d901 bls.n 800110e <HAL_RCC_ClockConfig+0x16e>
|
|
{
|
|
return HAL_TIMEOUT;
|
|
800110a: 2303 movs r3, #3
|
|
800110c: e06d b.n 80011ea <HAL_RCC_ClockConfig+0x24a>
|
|
while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
|
|
800110e: 4b3a ldr r3, [pc, #232] @ (80011f8 <HAL_RCC_ClockConfig+0x258>)
|
|
8001110: 689b ldr r3, [r3, #8]
|
|
8001112: f003 030c and.w r3, r3, #12
|
|
8001116: 2b04 cmp r3, #4
|
|
8001118: d1ee bne.n 80010f8 <HAL_RCC_ClockConfig+0x158>
|
|
800111a: e010 b.n 800113e <HAL_RCC_ClockConfig+0x19e>
|
|
}
|
|
else
|
|
{
|
|
while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
|
|
{
|
|
if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
|
|
800111c: f7ff fb22 bl 8000764 <HAL_GetTick>
|
|
8001120: 4602 mov r2, r0
|
|
8001122: 68fb ldr r3, [r7, #12]
|
|
8001124: 1ad3 subs r3, r2, r3
|
|
8001126: f241 3288 movw r2, #5000 @ 0x1388
|
|
800112a: 4293 cmp r3, r2
|
|
800112c: d901 bls.n 8001132 <HAL_RCC_ClockConfig+0x192>
|
|
{
|
|
return HAL_TIMEOUT;
|
|
800112e: 2303 movs r3, #3
|
|
8001130: e05b b.n 80011ea <HAL_RCC_ClockConfig+0x24a>
|
|
while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
|
|
8001132: 4b31 ldr r3, [pc, #196] @ (80011f8 <HAL_RCC_ClockConfig+0x258>)
|
|
8001134: 689b ldr r3, [r3, #8]
|
|
8001136: f003 030c and.w r3, r3, #12
|
|
800113a: 2b00 cmp r3, #0
|
|
800113c: d1ee bne.n 800111c <HAL_RCC_ClockConfig+0x17c>
|
|
}
|
|
}
|
|
}
|
|
}
|
|
/* Decreasing the number of wait states because of lower CPU frequency */
|
|
if(FLatency < __HAL_FLASH_GET_LATENCY())
|
|
800113e: 4b2d ldr r3, [pc, #180] @ (80011f4 <HAL_RCC_ClockConfig+0x254>)
|
|
8001140: 681b ldr r3, [r3, #0]
|
|
8001142: f003 0301 and.w r3, r3, #1
|
|
8001146: 683a ldr r2, [r7, #0]
|
|
8001148: 429a cmp r2, r3
|
|
800114a: d219 bcs.n 8001180 <HAL_RCC_ClockConfig+0x1e0>
|
|
{
|
|
/* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
|
|
__HAL_FLASH_SET_LATENCY(FLatency);
|
|
800114c: 683b ldr r3, [r7, #0]
|
|
800114e: 2b01 cmp r3, #1
|
|
8001150: d105 bne.n 800115e <HAL_RCC_ClockConfig+0x1be>
|
|
8001152: 4b28 ldr r3, [pc, #160] @ (80011f4 <HAL_RCC_ClockConfig+0x254>)
|
|
8001154: 681b ldr r3, [r3, #0]
|
|
8001156: 4a27 ldr r2, [pc, #156] @ (80011f4 <HAL_RCC_ClockConfig+0x254>)
|
|
8001158: f043 0304 orr.w r3, r3, #4
|
|
800115c: 6013 str r3, [r2, #0]
|
|
800115e: 4b25 ldr r3, [pc, #148] @ (80011f4 <HAL_RCC_ClockConfig+0x254>)
|
|
8001160: 681b ldr r3, [r3, #0]
|
|
8001162: f023 0201 bic.w r2, r3, #1
|
|
8001166: 4923 ldr r1, [pc, #140] @ (80011f4 <HAL_RCC_ClockConfig+0x254>)
|
|
8001168: 683b ldr r3, [r7, #0]
|
|
800116a: 4313 orrs r3, r2
|
|
800116c: 600b str r3, [r1, #0]
|
|
|
|
/* Check that the new number of wait states is taken into account to access the Flash
|
|
memory by reading the FLASH_ACR register */
|
|
if(__HAL_FLASH_GET_LATENCY() != FLatency)
|
|
800116e: 4b21 ldr r3, [pc, #132] @ (80011f4 <HAL_RCC_ClockConfig+0x254>)
|
|
8001170: 681b ldr r3, [r3, #0]
|
|
8001172: f003 0301 and.w r3, r3, #1
|
|
8001176: 683a ldr r2, [r7, #0]
|
|
8001178: 429a cmp r2, r3
|
|
800117a: d001 beq.n 8001180 <HAL_RCC_ClockConfig+0x1e0>
|
|
{
|
|
return HAL_ERROR;
|
|
800117c: 2301 movs r3, #1
|
|
800117e: e034 b.n 80011ea <HAL_RCC_ClockConfig+0x24a>
|
|
}
|
|
}
|
|
|
|
/*-------------------------- PCLK1 Configuration ---------------------------*/
|
|
if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
|
|
8001180: 687b ldr r3, [r7, #4]
|
|
8001182: 681b ldr r3, [r3, #0]
|
|
8001184: f003 0304 and.w r3, r3, #4
|
|
8001188: 2b00 cmp r3, #0
|
|
800118a: d008 beq.n 800119e <HAL_RCC_ClockConfig+0x1fe>
|
|
{
|
|
assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
|
|
MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
|
|
800118c: 4b1a ldr r3, [pc, #104] @ (80011f8 <HAL_RCC_ClockConfig+0x258>)
|
|
800118e: 689b ldr r3, [r3, #8]
|
|
8001190: f423 62e0 bic.w r2, r3, #1792 @ 0x700
|
|
8001194: 687b ldr r3, [r7, #4]
|
|
8001196: 68db ldr r3, [r3, #12]
|
|
8001198: 4917 ldr r1, [pc, #92] @ (80011f8 <HAL_RCC_ClockConfig+0x258>)
|
|
800119a: 4313 orrs r3, r2
|
|
800119c: 608b str r3, [r1, #8]
|
|
}
|
|
|
|
/*-------------------------- PCLK2 Configuration ---------------------------*/
|
|
if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
|
|
800119e: 687b ldr r3, [r7, #4]
|
|
80011a0: 681b ldr r3, [r3, #0]
|
|
80011a2: f003 0308 and.w r3, r3, #8
|
|
80011a6: 2b00 cmp r3, #0
|
|
80011a8: d009 beq.n 80011be <HAL_RCC_ClockConfig+0x21e>
|
|
{
|
|
assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
|
|
MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
|
|
80011aa: 4b13 ldr r3, [pc, #76] @ (80011f8 <HAL_RCC_ClockConfig+0x258>)
|
|
80011ac: 689b ldr r3, [r3, #8]
|
|
80011ae: f423 5260 bic.w r2, r3, #14336 @ 0x3800
|
|
80011b2: 687b ldr r3, [r7, #4]
|
|
80011b4: 691b ldr r3, [r3, #16]
|
|
80011b6: 00db lsls r3, r3, #3
|
|
80011b8: 490f ldr r1, [pc, #60] @ (80011f8 <HAL_RCC_ClockConfig+0x258>)
|
|
80011ba: 4313 orrs r3, r2
|
|
80011bc: 608b str r3, [r1, #8]
|
|
}
|
|
|
|
/* Update the SystemCoreClock global variable */
|
|
SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
|
|
80011be: f000 f823 bl 8001208 <HAL_RCC_GetSysClockFreq>
|
|
80011c2: 4602 mov r2, r0
|
|
80011c4: 4b0c ldr r3, [pc, #48] @ (80011f8 <HAL_RCC_ClockConfig+0x258>)
|
|
80011c6: 689b ldr r3, [r3, #8]
|
|
80011c8: 091b lsrs r3, r3, #4
|
|
80011ca: f003 030f and.w r3, r3, #15
|
|
80011ce: 490b ldr r1, [pc, #44] @ (80011fc <HAL_RCC_ClockConfig+0x25c>)
|
|
80011d0: 5ccb ldrb r3, [r1, r3]
|
|
80011d2: fa22 f303 lsr.w r3, r2, r3
|
|
80011d6: 4a0a ldr r2, [pc, #40] @ (8001200 <HAL_RCC_ClockConfig+0x260>)
|
|
80011d8: 6013 str r3, [r2, #0]
|
|
|
|
/* Configure the source of time base considering new system clocks settings*/
|
|
status = HAL_InitTick(uwTickPrio);
|
|
80011da: 4b0a ldr r3, [pc, #40] @ (8001204 <HAL_RCC_ClockConfig+0x264>)
|
|
80011dc: 681b ldr r3, [r3, #0]
|
|
80011de: 4618 mov r0, r3
|
|
80011e0: f7ff fa74 bl 80006cc <HAL_InitTick>
|
|
80011e4: 4603 mov r3, r0
|
|
80011e6: 72fb strb r3, [r7, #11]
|
|
|
|
return status;
|
|
80011e8: 7afb ldrb r3, [r7, #11]
|
|
}
|
|
80011ea: 4618 mov r0, r3
|
|
80011ec: 3710 adds r7, #16
|
|
80011ee: 46bd mov sp, r7
|
|
80011f0: bd80 pop {r7, pc}
|
|
80011f2: bf00 nop
|
|
80011f4: 40023c00 .word 0x40023c00
|
|
80011f8: 40023800 .word 0x40023800
|
|
80011fc: 080014c0 .word 0x080014c0
|
|
8001200: 20000004 .word 0x20000004
|
|
8001204: 20000008 .word 0x20000008
|
|
|
|
08001208 <HAL_RCC_GetSysClockFreq>:
|
|
* right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
|
|
*
|
|
* @retval SYSCLK frequency
|
|
*/
|
|
uint32_t HAL_RCC_GetSysClockFreq(void)
|
|
{
|
|
8001208: e92d 4fb0 stmdb sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
|
|
800120c: b08e sub sp, #56 @ 0x38
|
|
800120e: af00 add r7, sp, #0
|
|
uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;
|
|
|
|
tmpreg = RCC->CFGR;
|
|
8001210: 4b58 ldr r3, [pc, #352] @ (8001374 <HAL_RCC_GetSysClockFreq+0x16c>)
|
|
8001212: 689b ldr r3, [r3, #8]
|
|
8001214: 62fb str r3, [r7, #44] @ 0x2c
|
|
|
|
/* Get SYSCLK source -------------------------------------------------------*/
|
|
switch (tmpreg & RCC_CFGR_SWS)
|
|
8001216: 6afb ldr r3, [r7, #44] @ 0x2c
|
|
8001218: f003 030c and.w r3, r3, #12
|
|
800121c: 2b0c cmp r3, #12
|
|
800121e: d00d beq.n 800123c <HAL_RCC_GetSysClockFreq+0x34>
|
|
8001220: 2b0c cmp r3, #12
|
|
8001222: f200 8092 bhi.w 800134a <HAL_RCC_GetSysClockFreq+0x142>
|
|
8001226: 2b04 cmp r3, #4
|
|
8001228: d002 beq.n 8001230 <HAL_RCC_GetSysClockFreq+0x28>
|
|
800122a: 2b08 cmp r3, #8
|
|
800122c: d003 beq.n 8001236 <HAL_RCC_GetSysClockFreq+0x2e>
|
|
800122e: e08c b.n 800134a <HAL_RCC_GetSysClockFreq+0x142>
|
|
{
|
|
case RCC_SYSCLKSOURCE_STATUS_HSI: /* HSI used as system clock source */
|
|
{
|
|
sysclockfreq = HSI_VALUE;
|
|
8001230: 4b51 ldr r3, [pc, #324] @ (8001378 <HAL_RCC_GetSysClockFreq+0x170>)
|
|
8001232: 633b str r3, [r7, #48] @ 0x30
|
|
break;
|
|
8001234: e097 b.n 8001366 <HAL_RCC_GetSysClockFreq+0x15e>
|
|
}
|
|
case RCC_SYSCLKSOURCE_STATUS_HSE: /* HSE used as system clock */
|
|
{
|
|
sysclockfreq = HSE_VALUE;
|
|
8001236: 4b51 ldr r3, [pc, #324] @ (800137c <HAL_RCC_GetSysClockFreq+0x174>)
|
|
8001238: 633b str r3, [r7, #48] @ 0x30
|
|
break;
|
|
800123a: e094 b.n 8001366 <HAL_RCC_GetSysClockFreq+0x15e>
|
|
}
|
|
case RCC_SYSCLKSOURCE_STATUS_PLLCLK: /* PLL used as system clock */
|
|
{
|
|
pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
|
|
800123c: 6afb ldr r3, [r7, #44] @ 0x2c
|
|
800123e: 0c9b lsrs r3, r3, #18
|
|
8001240: f003 020f and.w r2, r3, #15
|
|
8001244: 4b4e ldr r3, [pc, #312] @ (8001380 <HAL_RCC_GetSysClockFreq+0x178>)
|
|
8001246: 5c9b ldrb r3, [r3, r2]
|
|
8001248: 62bb str r3, [r7, #40] @ 0x28
|
|
plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
|
|
800124a: 6afb ldr r3, [r7, #44] @ 0x2c
|
|
800124c: 0d9b lsrs r3, r3, #22
|
|
800124e: f003 0303 and.w r3, r3, #3
|
|
8001252: 3301 adds r3, #1
|
|
8001254: 627b str r3, [r7, #36] @ 0x24
|
|
if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
|
|
8001256: 4b47 ldr r3, [pc, #284] @ (8001374 <HAL_RCC_GetSysClockFreq+0x16c>)
|
|
8001258: 689b ldr r3, [r3, #8]
|
|
800125a: f403 3380 and.w r3, r3, #65536 @ 0x10000
|
|
800125e: 2b00 cmp r3, #0
|
|
8001260: d021 beq.n 80012a6 <HAL_RCC_GetSysClockFreq+0x9e>
|
|
{
|
|
/* HSE used as PLL clock source */
|
|
pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
|
|
8001262: 6abb ldr r3, [r7, #40] @ 0x28
|
|
8001264: 2200 movs r2, #0
|
|
8001266: 61bb str r3, [r7, #24]
|
|
8001268: 61fa str r2, [r7, #28]
|
|
800126a: 4b44 ldr r3, [pc, #272] @ (800137c <HAL_RCC_GetSysClockFreq+0x174>)
|
|
800126c: e9d7 8906 ldrd r8, r9, [r7, #24]
|
|
8001270: 464a mov r2, r9
|
|
8001272: fb03 f202 mul.w r2, r3, r2
|
|
8001276: 2300 movs r3, #0
|
|
8001278: 4644 mov r4, r8
|
|
800127a: fb04 f303 mul.w r3, r4, r3
|
|
800127e: 4413 add r3, r2
|
|
8001280: 4a3e ldr r2, [pc, #248] @ (800137c <HAL_RCC_GetSysClockFreq+0x174>)
|
|
8001282: 4644 mov r4, r8
|
|
8001284: fba4 0102 umull r0, r1, r4, r2
|
|
8001288: 440b add r3, r1
|
|
800128a: 4619 mov r1, r3
|
|
800128c: 6a7b ldr r3, [r7, #36] @ 0x24
|
|
800128e: 2200 movs r2, #0
|
|
8001290: 613b str r3, [r7, #16]
|
|
8001292: 617a str r2, [r7, #20]
|
|
8001294: e9d7 2304 ldrd r2, r3, [r7, #16]
|
|
8001298: f7fe ff70 bl 800017c <__aeabi_uldivmod>
|
|
800129c: 4602 mov r2, r0
|
|
800129e: 460b mov r3, r1
|
|
80012a0: 4613 mov r3, r2
|
|
80012a2: 637b str r3, [r7, #52] @ 0x34
|
|
80012a4: e04e b.n 8001344 <HAL_RCC_GetSysClockFreq+0x13c>
|
|
}
|
|
else
|
|
{
|
|
/* HSI used as PLL clock source */
|
|
pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
|
|
80012a6: 6abb ldr r3, [r7, #40] @ 0x28
|
|
80012a8: 2200 movs r2, #0
|
|
80012aa: 469a mov sl, r3
|
|
80012ac: 4693 mov fp, r2
|
|
80012ae: 4652 mov r2, sl
|
|
80012b0: 465b mov r3, fp
|
|
80012b2: f04f 0000 mov.w r0, #0
|
|
80012b6: f04f 0100 mov.w r1, #0
|
|
80012ba: 0159 lsls r1, r3, #5
|
|
80012bc: ea41 61d2 orr.w r1, r1, r2, lsr #27
|
|
80012c0: 0150 lsls r0, r2, #5
|
|
80012c2: 4602 mov r2, r0
|
|
80012c4: 460b mov r3, r1
|
|
80012c6: ebb2 080a subs.w r8, r2, sl
|
|
80012ca: eb63 090b sbc.w r9, r3, fp
|
|
80012ce: f04f 0200 mov.w r2, #0
|
|
80012d2: f04f 0300 mov.w r3, #0
|
|
80012d6: ea4f 1389 mov.w r3, r9, lsl #6
|
|
80012da: ea43 6398 orr.w r3, r3, r8, lsr #26
|
|
80012de: ea4f 1288 mov.w r2, r8, lsl #6
|
|
80012e2: ebb2 0408 subs.w r4, r2, r8
|
|
80012e6: eb63 0509 sbc.w r5, r3, r9
|
|
80012ea: f04f 0200 mov.w r2, #0
|
|
80012ee: f04f 0300 mov.w r3, #0
|
|
80012f2: 00eb lsls r3, r5, #3
|
|
80012f4: ea43 7354 orr.w r3, r3, r4, lsr #29
|
|
80012f8: 00e2 lsls r2, r4, #3
|
|
80012fa: 4614 mov r4, r2
|
|
80012fc: 461d mov r5, r3
|
|
80012fe: eb14 030a adds.w r3, r4, sl
|
|
8001302: 603b str r3, [r7, #0]
|
|
8001304: eb45 030b adc.w r3, r5, fp
|
|
8001308: 607b str r3, [r7, #4]
|
|
800130a: f04f 0200 mov.w r2, #0
|
|
800130e: f04f 0300 mov.w r3, #0
|
|
8001312: e9d7 4500 ldrd r4, r5, [r7]
|
|
8001316: 4629 mov r1, r5
|
|
8001318: 028b lsls r3, r1, #10
|
|
800131a: 4620 mov r0, r4
|
|
800131c: 4629 mov r1, r5
|
|
800131e: 4604 mov r4, r0
|
|
8001320: ea43 5394 orr.w r3, r3, r4, lsr #22
|
|
8001324: 4601 mov r1, r0
|
|
8001326: 028a lsls r2, r1, #10
|
|
8001328: 4610 mov r0, r2
|
|
800132a: 4619 mov r1, r3
|
|
800132c: 6a7b ldr r3, [r7, #36] @ 0x24
|
|
800132e: 2200 movs r2, #0
|
|
8001330: 60bb str r3, [r7, #8]
|
|
8001332: 60fa str r2, [r7, #12]
|
|
8001334: e9d7 2302 ldrd r2, r3, [r7, #8]
|
|
8001338: f7fe ff20 bl 800017c <__aeabi_uldivmod>
|
|
800133c: 4602 mov r2, r0
|
|
800133e: 460b mov r3, r1
|
|
8001340: 4613 mov r3, r2
|
|
8001342: 637b str r3, [r7, #52] @ 0x34
|
|
}
|
|
sysclockfreq = pllvco;
|
|
8001344: 6b7b ldr r3, [r7, #52] @ 0x34
|
|
8001346: 633b str r3, [r7, #48] @ 0x30
|
|
break;
|
|
8001348: e00d b.n 8001366 <HAL_RCC_GetSysClockFreq+0x15e>
|
|
}
|
|
case RCC_SYSCLKSOURCE_STATUS_MSI: /* MSI used as system clock source */
|
|
default: /* MSI used as system clock */
|
|
{
|
|
msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
|
|
800134a: 4b0a ldr r3, [pc, #40] @ (8001374 <HAL_RCC_GetSysClockFreq+0x16c>)
|
|
800134c: 685b ldr r3, [r3, #4]
|
|
800134e: 0b5b lsrs r3, r3, #13
|
|
8001350: f003 0307 and.w r3, r3, #7
|
|
8001354: 623b str r3, [r7, #32]
|
|
sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
|
|
8001356: 6a3b ldr r3, [r7, #32]
|
|
8001358: 3301 adds r3, #1
|
|
800135a: f44f 4200 mov.w r2, #32768 @ 0x8000
|
|
800135e: fa02 f303 lsl.w r3, r2, r3
|
|
8001362: 633b str r3, [r7, #48] @ 0x30
|
|
break;
|
|
8001364: bf00 nop
|
|
}
|
|
}
|
|
return sysclockfreq;
|
|
8001366: 6b3b ldr r3, [r7, #48] @ 0x30
|
|
}
|
|
8001368: 4618 mov r0, r3
|
|
800136a: 3738 adds r7, #56 @ 0x38
|
|
800136c: 46bd mov sp, r7
|
|
800136e: e8bd 8fb0 ldmia.w sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
|
|
8001372: bf00 nop
|
|
8001374: 40023800 .word 0x40023800
|
|
8001378: 00f42400 .word 0x00f42400
|
|
800137c: 016e3600 .word 0x016e3600
|
|
8001380: 080014b4 .word 0x080014b4
|
|
|
|
08001384 <RCC_SetFlashLatencyFromMSIRange>:
|
|
voltage range
|
|
* @param MSIrange MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
|
|
* @retval HAL status
|
|
*/
|
|
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
|
|
{
|
|
8001384: b480 push {r7}
|
|
8001386: b087 sub sp, #28
|
|
8001388: af00 add r7, sp, #0
|
|
800138a: 6078 str r0, [r7, #4]
|
|
uint32_t vos;
|
|
uint32_t latency = FLASH_LATENCY_0; /* default value 0WS */
|
|
800138c: 2300 movs r3, #0
|
|
800138e: 613b str r3, [r7, #16]
|
|
|
|
/* HCLK can reach 4 MHz only if AHB prescaler = 1 */
|
|
if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
|
|
8001390: 4b29 ldr r3, [pc, #164] @ (8001438 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
|
|
8001392: 689b ldr r3, [r3, #8]
|
|
8001394: f003 03f0 and.w r3, r3, #240 @ 0xf0
|
|
8001398: 2b00 cmp r3, #0
|
|
800139a: d12c bne.n 80013f6 <RCC_SetFlashLatencyFromMSIRange+0x72>
|
|
{
|
|
if(__HAL_RCC_PWR_IS_CLK_ENABLED())
|
|
800139c: 4b26 ldr r3, [pc, #152] @ (8001438 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
|
|
800139e: 6a5b ldr r3, [r3, #36] @ 0x24
|
|
80013a0: f003 5380 and.w r3, r3, #268435456 @ 0x10000000
|
|
80013a4: 2b00 cmp r3, #0
|
|
80013a6: d005 beq.n 80013b4 <RCC_SetFlashLatencyFromMSIRange+0x30>
|
|
{
|
|
vos = READ_BIT(PWR->CR, PWR_CR_VOS);
|
|
80013a8: 4b24 ldr r3, [pc, #144] @ (800143c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
|
|
80013aa: 681b ldr r3, [r3, #0]
|
|
80013ac: f403 53c0 and.w r3, r3, #6144 @ 0x1800
|
|
80013b0: 617b str r3, [r7, #20]
|
|
80013b2: e016 b.n 80013e2 <RCC_SetFlashLatencyFromMSIRange+0x5e>
|
|
}
|
|
else
|
|
{
|
|
__HAL_RCC_PWR_CLK_ENABLE();
|
|
80013b4: 4b20 ldr r3, [pc, #128] @ (8001438 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
|
|
80013b6: 6a5b ldr r3, [r3, #36] @ 0x24
|
|
80013b8: 4a1f ldr r2, [pc, #124] @ (8001438 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
|
|
80013ba: f043 5380 orr.w r3, r3, #268435456 @ 0x10000000
|
|
80013be: 6253 str r3, [r2, #36] @ 0x24
|
|
80013c0: 4b1d ldr r3, [pc, #116] @ (8001438 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
|
|
80013c2: 6a5b ldr r3, [r3, #36] @ 0x24
|
|
80013c4: f003 5380 and.w r3, r3, #268435456 @ 0x10000000
|
|
80013c8: 60fb str r3, [r7, #12]
|
|
80013ca: 68fb ldr r3, [r7, #12]
|
|
vos = READ_BIT(PWR->CR, PWR_CR_VOS);
|
|
80013cc: 4b1b ldr r3, [pc, #108] @ (800143c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
|
|
80013ce: 681b ldr r3, [r3, #0]
|
|
80013d0: f403 53c0 and.w r3, r3, #6144 @ 0x1800
|
|
80013d4: 617b str r3, [r7, #20]
|
|
__HAL_RCC_PWR_CLK_DISABLE();
|
|
80013d6: 4b18 ldr r3, [pc, #96] @ (8001438 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
|
|
80013d8: 6a5b ldr r3, [r3, #36] @ 0x24
|
|
80013da: 4a17 ldr r2, [pc, #92] @ (8001438 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
|
|
80013dc: f023 5380 bic.w r3, r3, #268435456 @ 0x10000000
|
|
80013e0: 6253 str r3, [r2, #36] @ 0x24
|
|
}
|
|
|
|
/* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
|
|
if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
|
|
80013e2: 697b ldr r3, [r7, #20]
|
|
80013e4: f5b3 5fc0 cmp.w r3, #6144 @ 0x1800
|
|
80013e8: d105 bne.n 80013f6 <RCC_SetFlashLatencyFromMSIRange+0x72>
|
|
80013ea: 687b ldr r3, [r7, #4]
|
|
80013ec: f5b3 4f40 cmp.w r3, #49152 @ 0xc000
|
|
80013f0: d101 bne.n 80013f6 <RCC_SetFlashLatencyFromMSIRange+0x72>
|
|
{
|
|
latency = FLASH_LATENCY_1; /* 1WS */
|
|
80013f2: 2301 movs r3, #1
|
|
80013f4: 613b str r3, [r7, #16]
|
|
}
|
|
}
|
|
|
|
__HAL_FLASH_SET_LATENCY(latency);
|
|
80013f6: 693b ldr r3, [r7, #16]
|
|
80013f8: 2b01 cmp r3, #1
|
|
80013fa: d105 bne.n 8001408 <RCC_SetFlashLatencyFromMSIRange+0x84>
|
|
80013fc: 4b10 ldr r3, [pc, #64] @ (8001440 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
|
|
80013fe: 681b ldr r3, [r3, #0]
|
|
8001400: 4a0f ldr r2, [pc, #60] @ (8001440 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
|
|
8001402: f043 0304 orr.w r3, r3, #4
|
|
8001406: 6013 str r3, [r2, #0]
|
|
8001408: 4b0d ldr r3, [pc, #52] @ (8001440 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
|
|
800140a: 681b ldr r3, [r3, #0]
|
|
800140c: f023 0201 bic.w r2, r3, #1
|
|
8001410: 490b ldr r1, [pc, #44] @ (8001440 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
|
|
8001412: 693b ldr r3, [r7, #16]
|
|
8001414: 4313 orrs r3, r2
|
|
8001416: 600b str r3, [r1, #0]
|
|
|
|
/* Check that the new number of wait states is taken into account to access the Flash
|
|
memory by reading the FLASH_ACR register */
|
|
if(__HAL_FLASH_GET_LATENCY() != latency)
|
|
8001418: 4b09 ldr r3, [pc, #36] @ (8001440 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
|
|
800141a: 681b ldr r3, [r3, #0]
|
|
800141c: f003 0301 and.w r3, r3, #1
|
|
8001420: 693a ldr r2, [r7, #16]
|
|
8001422: 429a cmp r2, r3
|
|
8001424: d001 beq.n 800142a <RCC_SetFlashLatencyFromMSIRange+0xa6>
|
|
{
|
|
return HAL_ERROR;
|
|
8001426: 2301 movs r3, #1
|
|
8001428: e000 b.n 800142c <RCC_SetFlashLatencyFromMSIRange+0xa8>
|
|
}
|
|
|
|
return HAL_OK;
|
|
800142a: 2300 movs r3, #0
|
|
}
|
|
800142c: 4618 mov r0, r3
|
|
800142e: 371c adds r7, #28
|
|
8001430: 46bd mov sp, r7
|
|
8001432: bc80 pop {r7}
|
|
8001434: 4770 bx lr
|
|
8001436: bf00 nop
|
|
8001438: 40023800 .word 0x40023800
|
|
800143c: 40007000 .word 0x40007000
|
|
8001440: 40023c00 .word 0x40023c00
|
|
|
|
08001444 <memset>:
|
|
8001444: 4603 mov r3, r0
|
|
8001446: 4402 add r2, r0
|
|
8001448: 4293 cmp r3, r2
|
|
800144a: d100 bne.n 800144e <memset+0xa>
|
|
800144c: 4770 bx lr
|
|
800144e: f803 1b01 strb.w r1, [r3], #1
|
|
8001452: e7f9 b.n 8001448 <memset+0x4>
|
|
|
|
08001454 <__libc_init_array>:
|
|
8001454: b570 push {r4, r5, r6, lr}
|
|
8001456: 2600 movs r6, #0
|
|
8001458: 4d0c ldr r5, [pc, #48] @ (800148c <__libc_init_array+0x38>)
|
|
800145a: 4c0d ldr r4, [pc, #52] @ (8001490 <__libc_init_array+0x3c>)
|
|
800145c: 1b64 subs r4, r4, r5
|
|
800145e: 10a4 asrs r4, r4, #2
|
|
8001460: 42a6 cmp r6, r4
|
|
8001462: d109 bne.n 8001478 <__libc_init_array+0x24>
|
|
8001464: f000 f81a bl 800149c <_init>
|
|
8001468: 2600 movs r6, #0
|
|
800146a: 4d0a ldr r5, [pc, #40] @ (8001494 <__libc_init_array+0x40>)
|
|
800146c: 4c0a ldr r4, [pc, #40] @ (8001498 <__libc_init_array+0x44>)
|
|
800146e: 1b64 subs r4, r4, r5
|
|
8001470: 10a4 asrs r4, r4, #2
|
|
8001472: 42a6 cmp r6, r4
|
|
8001474: d105 bne.n 8001482 <__libc_init_array+0x2e>
|
|
8001476: bd70 pop {r4, r5, r6, pc}
|
|
8001478: f855 3b04 ldr.w r3, [r5], #4
|
|
800147c: 4798 blx r3
|
|
800147e: 3601 adds r6, #1
|
|
8001480: e7ee b.n 8001460 <__libc_init_array+0xc>
|
|
8001482: f855 3b04 ldr.w r3, [r5], #4
|
|
8001486: 4798 blx r3
|
|
8001488: 3601 adds r6, #1
|
|
800148a: e7f2 b.n 8001472 <__libc_init_array+0x1e>
|
|
800148c: 080014d8 .word 0x080014d8
|
|
8001490: 080014d8 .word 0x080014d8
|
|
8001494: 080014d8 .word 0x080014d8
|
|
8001498: 080014dc .word 0x080014dc
|
|
|
|
0800149c <_init>:
|
|
800149c: b5f8 push {r3, r4, r5, r6, r7, lr}
|
|
800149e: bf00 nop
|
|
80014a0: bcf8 pop {r3, r4, r5, r6, r7}
|
|
80014a2: bc08 pop {r3}
|
|
80014a4: 469e mov lr, r3
|
|
80014a6: 4770 bx lr
|
|
|
|
080014a8 <_fini>:
|
|
80014a8: b5f8 push {r3, r4, r5, r6, r7, lr}
|
|
80014aa: bf00 nop
|
|
80014ac: bcf8 pop {r3, r4, r5, r6, r7}
|
|
80014ae: bc08 pop {r3}
|
|
80014b0: 469e mov lr, r3
|
|
80014b2: 4770 bx lr
|