mirror of
https://github.com/BreizhHardware/cours-ISEN-MD.git
synced 2026-03-18 21:50:46 +01:00
Obisidian vault auto-backup: 02-10-2025 12:13:40 on . 1 files edited
This commit is contained in:
17
.obsidian/workspace.json
vendored
17
.obsidian/workspace.json
vendored
@@ -31,6 +31,18 @@
|
||||
"title": "FPGA TP Utils"
|
||||
}
|
||||
},
|
||||
{
|
||||
"id": "d7edff405bbcbd43",
|
||||
"type": "leaf",
|
||||
"state": {
|
||||
"type": "release-notes",
|
||||
"state": {
|
||||
"currentVersion": "1.9.14"
|
||||
},
|
||||
"icon": "lucide-book-up",
|
||||
"title": "Release Notes 1.9.14"
|
||||
}
|
||||
},
|
||||
{
|
||||
"id": "bb525c2565afdf89",
|
||||
"type": "leaf",
|
||||
@@ -79,7 +91,8 @@
|
||||
"title": "TD1_signal_m1_original"
|
||||
}
|
||||
}
|
||||
]
|
||||
],
|
||||
"currentTab": 1
|
||||
}
|
||||
],
|
||||
"direction": "vertical"
|
||||
@@ -252,7 +265,7 @@
|
||||
"obsidian-git:Open Git source control": false
|
||||
}
|
||||
},
|
||||
"active": "14045e30aacf0836",
|
||||
"active": "d7edff405bbcbd43",
|
||||
"lastOpenFiles": [
|
||||
"ISEN/FPGA/CIPA4/FPGA TP Login.md",
|
||||
"ISEN/FPGA/CIPA4/FPGA TP Utils.md",
|
||||
|
||||
Reference in New Issue
Block a user