BreizhHardware/cours-ISEN-MD
1
0
Fork 0
mirror of https://github.com/BreizhHardware/cours-ISEN-MD.git synced 2026-01-18 16:47:24 +01:00
Code Issues Packages Projects Releases Wiki Activity

Update STM32 TD 2.md

Browse Source
This commit is contained in:
StevSpotted
2025-06-30 14:51:58 +02:00
committed by GitHub
parent f76ca0d425
commit faa87c0fec
1 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
ISEN/STM32/CIPA3/STM32 TD 2.md
View File

@@ -15,7 +15,7 @@ var &= ~(1 << 7);
```
4. Changer l'état du bit 9
```C
var ^= (1 << 4);
var ^= (1 << 9);
```
5. Forcer le bit 21 à 1
```C
@@ -62,4 +62,4 @@ On suppose que les valeurs sont enregistrées en complément à 2 sur 8 bits. Do
- 126: 01111110
---
&copy; Félix MARQUET
&copy; Félix MARQUET